From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Karthik Poosa <karthik.poosa@intel.com>
Cc: <intel-xe@lists.freedesktop.org>, <anshuman.gupta@intel.com>,
<badal.nilawar@intel.com>, <raag.jadav@intel.com>,
<riana.tauro@intel.com>, <sk.anirban@intel.com>,
<mallesh.koujalagi@intel.com>, <soham.purkait@intel.com>
Subject: Re: [PATCH v10 00/16] drm/xe/hwmon: Update hwmon thermal mailbox
Date: Mon, 12 Oct 2026 20:57:13 -0400 [thread overview]
Message-ID: <as2B6WPZk4xsCo3_@intel.com> (raw)
In-Reply-To: <20261012130401.443473-1-karthik.poosa@intel.com>
On Mon, Oct 12, 2026 at 06:33:46PM +0530, Karthik Poosa wrote:
> This series adds CRI-specific temperature sensor handling to the Xe
> hwmon implementation and fixes couple of hwmon issues.
>
> CRI platforms may report unavailable temperature sensors and support
> a variable number of VRAM temperature channels depending on platform
> configuration. This series adds the required sensor presence checks and
> uses platform-reported thermal configuration data to expose only valid
> temperature-related hwmon attributes.
>
> The series also corrects the telemetry group selection used for memory
> controller temperature reporting.
>
> v2:
> - Address review comments from Sashiko, Badal and Raag.
> - Enable IEEE 754 temperature decoding for MMIO temperature registers.
> - Split sensor validity check into mailbox vs MMIO handling; add
> is_temp_available() / is_temp_is_visible().
> - Temporarily disable memory controller and PCIe temperatures on CRI.
>
> v3:
> - Detect unavailable temperature sensors: rephrase a debug log.
> - Decode mailbox temperatures as 8-bit sign-magnitude values instead of
> s8.
> - Use VRAM temperature sensor count from thermal config on CRI: address
> review comments from sashiko-bot@kernel.org and Rodrigo.
> - Decode CRI temperature registers as IEEE-754: reject temperatures that
> overflow long on 32-bit systems.
>
> v4:
> - Address review comments and issues report from Rodrigo and
> sashiko-bot@kernel.org.
> - Decode mailbox temperatures as 8-bit sign-magnitude values.
> - Cache sensor availability during registration.
> - Enable memory controller and pcie sensors for CRI.
> - Derive the VRAM channel count from the CRI MSU enable mask.
> - Use CRI-specific package and VRAM temperature registers.
> - Handle the CRI memory controller and pcie sensor offsets as per CRI.
>
> v5:
> - Remove the unintended IGT prefix from the patch titles.
>
> v6:
> - Address issues reported by sashiko-bot@kernel.org.
> - Add VRAM individual channel CRI_VRAM_TEMPERATURE_N register for CRI.
>
> v7:
> - Address review comments from Rodrigo.
> - Use ret instead of count in patch 1.
> - Return true for platforms without temperature sentinels support.
> - Rename has_mbx_temp_sentinel to has_temp_sentinel.
> - Add a info flag for pcie sensor offset.
> - Simplify temperature channels config.
>
> v8:
> - Address review comment from Sashiko.
> - Revert the unconditional validation of temperature readings on
> non-sentinel platforms.
> This avoids creating spurious VRAM temperature channels when the
> corresponding sensors are unavailable.
>
> v9:
> - Address review comment from Rodrigo.
> - Use helper for pcie sensor offset instead of info field.
>
> v10:
> - Address review comments from sashiko.
for some reason I don't see CI results for this v10.
Could you please resubmit it?
Thanks,
Rodrigo.
>
> Karthik Poosa (16):
> drm/xe/hwmon: Handle pcode read failures of
> xe_hwmon_pcode_rmw_power_limit
> drm/xe/hwmon: Decode mailbox temperature as sign-magnitude
> drm/xe/hwmon: Fix thermal sensor data handling
> drm/xe/hwmon: Add helpers to validate thermal sensor readings
> drm/xe/hwmon: Handle unavailable memory controller sensors
> drm/xe/hwmon: Detect unavailable PCIe thermal sensors
> drm/xe/hwmon: Consolidate temperature sensor availability checks
> drm/xe/hwmon: Cache temperature availability to reduce probe time
> drm/xe/hwmon: use CRI-specific package and VRAM temperature registers
> drm/xe/hwmon: Add platform-aware VRAM thermal channel support
> drm/xe/hwmon: Decode CRI temperature registers as IEEE-754
> drm/xe/hwmon: Update memory controller temperature offset for CRI
> drm/xe/hwmon: add PCIe temperature support for CRI
> drm/xe/hwmon: Simplify temperature channels config
> drm/xe: Validate thermal sensor count before reads
> drm/xe/hwmon: Propagate all hardware read errors
>
> drivers/gpu/drm/xe/regs/xe_pcode_regs.h | 4 +
> drivers/gpu/drm/xe/xe_device_types.h | 4 +
> drivers/gpu/drm/xe/xe_hwmon.c | 525 ++++++++++++++++++------
> drivers/gpu/drm/xe/xe_pci.c | 4 +
> drivers/gpu/drm/xe/xe_pci_types.h | 2 +
> drivers/gpu/drm/xe/xe_pcode_api.h | 2 -
> 6 files changed, 416 insertions(+), 125 deletions(-)
>
> --
> 2.25.1
>
next prev parent reply other threads:[~2026-10-13 0:57 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-12 13:03 [PATCH v10 00/16] drm/xe/hwmon: Update hwmon thermal mailbox Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 01/16] drm/xe/hwmon: Handle pcode read failures of xe_hwmon_pcode_rmw_power_limit Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 02/16] drm/xe/hwmon: Decode mailbox temperature as sign-magnitude Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 03/16] drm/xe/hwmon: Fix thermal sensor data handling Karthik Poosa
2026-10-13 0:49 ` Rodrigo Vivi
2026-10-12 13:03 ` [PATCH v10 04/16] drm/xe/hwmon: Add helpers to validate thermal sensor readings Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 05/16] drm/xe/hwmon: Handle unavailable memory controller sensors Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 06/16] drm/xe/hwmon: Detect unavailable PCIe thermal sensors Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 07/16] drm/xe/hwmon: Consolidate temperature sensor availability checks Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 08/16] drm/xe/hwmon: Cache temperature availability to reduce probe time Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 09/16] drm/xe/hwmon: use CRI-specific package and VRAM temperature registers Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 10/16] drm/xe/hwmon: Add platform-aware VRAM thermal channel support Karthik Poosa
2026-10-13 0:51 ` Rodrigo Vivi
2026-10-12 13:03 ` [PATCH v10 11/16] drm/xe/hwmon: Decode CRI temperature registers as IEEE-754 Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 12/16] drm/xe/hwmon: Update memory controller temperature offset for CRI Karthik Poosa
2026-10-12 13:03 ` [PATCH v10 13/16] drm/xe/hwmon: add PCIe temperature support " Karthik Poosa
2026-10-13 0:52 ` Rodrigo Vivi
2026-10-12 13:04 ` [PATCH v10 14/16] drm/xe/hwmon: Simplify temperature channels config Karthik Poosa
2026-10-12 13:04 ` [PATCH v10 15/16] drm/xe: Validate thermal sensor count before reads Karthik Poosa
2026-10-13 0:53 ` Rodrigo Vivi
2026-10-13 0:57 ` Rodrigo Vivi [this message]
2026-10-13 2:17 ` [PATCH v10 00/16] drm/xe/hwmon: Update hwmon thermal mailbox Poosa, Karthik
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=as2B6WPZk4xsCo3_@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=anshuman.gupta@intel.com \
--cc=badal.nilawar@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=karthik.poosa@intel.com \
--cc=mallesh.koujalagi@intel.com \
--cc=raag.jadav@intel.com \
--cc=riana.tauro@intel.com \
--cc=sk.anirban@intel.com \
--cc=soham.purkait@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox