From: Aniket Limaye <a-limaye@ti.com>
To: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Cc: "Andi Shyti" <andi.shyti@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Mika Westerberg" <mika.westerberg@linux.intel.com>,
"Nirujogi Pratap" <pratap.nirujogi@amd.com>,
"Bin Du" <bin.du@amd.com>,
"Matthew Brost" <matthew.brost@intel.com>,
"Thomas Hellström" <thomas.hellstrom@linux.intel.com>,
"Rodrigo Vivi" <rodrigo.vivi@intel.com>,
"David Airlie" <airlied@gmail.com>,
"Simona Vetter" <simona@ffwll.ch>,
linux-i2c@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, vigneshr@ti.com, nm@ti.com,
u-kumar1@ti.com, lianfeng.ouyang@starfivetech.com,
Ritwick.Sharma@arm.com, intel-xe@lists.freedesktop.org,
dri-devel@lists.freedesktop.org
Subject: Re: [PATCH v3 0/3] i2c: designware: Add TI TDA54 I2C support
Date: Fri, 25 Sep 2026 15:29:27 +0530 [thread overview]
Message-ID: <e0f113ea-92cc-4e82-85ae-f61814c230c7@ti.com> (raw)
In-Reply-To: <arZB2s3HOBgSRuE4@ashevche-desk.local>
[-- Attachment #1: Type: text/plain, Size: 2211 bytes --]
On 25/09/26 15:11, Andy Shevchenko wrote:
> On Fri, Sep 25, 2026 at 12:26:27PM +0530, Aniket Limaye wrote:
>> Add new compatible and update driver to support Synopsys Advanced I2C
>> Controller (DWC_i2c [0]) present on TI TDA54 SoC. This is needed since
>> this controller differs from the existing designware i2c (DW_apb_i2c
>> [1]) in its register offsets and some register definitions.
>>
>> The new compatible updates driver logic due to changes in register
>> definitions:
>>
>> - The new register offsets are handled by first refactoring the driver
>> to use a map of register IDs to their offsets.
>> - Similarly, also update the driver to use an updated CON-register
>> bitfield definition.
>> - Interrupts are acknowledged by writing a bitmask to a single CLR_INTR
>> register instead of reading N dedicated CLR_* registers;
>> i2c_dw_ack_intr() picks the right method based on dev->flags.
>> - One HCNT/LCNT register pair is shared between standard and fast speed
>> instead of having one pair each; i2c_dw_write_timings() writes
>> whichever value set matches the configured speed.
>> - No COMP_PARAM_1 register, so FIFO depth and high-speed-mode support
>> can't be autodetected: FIFO depth now comes from the required
>> snps,tx-fifo-depth/snps,rx-fifo-depth DT properties, and the
>> high-speed capability check is skipped.
>> - No defined CON.RESTART_EN bit; treat it as always set.
>> - TDA54 SoC does not support SMBus, so skip accesses to those registers.
>>
>> [0]: DWC_i2c_reference.pdf
>> [1]: DW_apb_i2c_databook.pdf
> Still doesn't look good. The current register layout may be left as is. What
> you need is translate it in the respective regmap callbacks in case we are
> enumerated on the different IP. Also possible to have a different regmap
> config for the different HW where you translate them only in one place.
Is it confusing to keep using existing offsets in regmap_read/write()
call sites for TDA54, and let the regmap silently handle the translation?
Given that we do *not* have any new registers in use on the tda54
version that were not there in the original one, I guess it works...
will send a v4 as per your suggestion.
Thanks,
Aniket
[-- Attachment #2: Type: text/html, Size: 2767 bytes --]
next prev parent reply other threads:[~2026-09-25 19:11 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-25 6:56 [PATCH v3 0/3] i2c: designware: Add TI TDA54 I2C support Aniket Limaye
2026-09-25 6:56 ` [PATCH v3 1/3] dt-bindings: i2c: dw: Add ti,tda54-i2c compatible Aniket Limaye
2026-09-25 16:46 ` Conor Dooley
2026-09-25 6:56 ` [PATCH v3 2/3] i2c: designware: Support per-variant reg/bit offsets and intr handling Aniket Limaye
2026-09-25 7:09 ` sashiko-bot
2026-09-25 9:33 ` Aniket Limaye
2026-09-25 6:56 ` [PATCH v3 3/3] i2c: designware: Add ti,tda54-i2c support Aniket Limaye
2026-09-25 9:41 ` [PATCH v3 0/3] i2c: designware: Add TI TDA54 I2C support Andy Shevchenko
2026-09-25 9:59 ` Aniket Limaye [this message]
2026-09-25 10:10 ` Andy Shevchenko
2026-09-25 11:16 ` Aniket Limaye
2026-09-25 12:53 ` Andy Shevchenko
2026-09-25 20:22 ` ✓ CI.KUnit: success for i2c: designware: Add TI TDA54 I2C support (rev2) Patchwork
2026-09-25 21:20 ` ✓ Xe.CI.BAT: " Patchwork
2026-09-26 6:59 ` ✓ Xe.CI.FULL: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e0f113ea-92cc-4e82-85ae-f61814c230c7@ti.com \
--to=a-limaye@ti.com \
--cc=Ritwick.Sharma@arm.com \
--cc=airlied@gmail.com \
--cc=andi.shyti@kernel.org \
--cc=andriy.shevchenko@linux.intel.com \
--cc=bin.du@amd.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=krzk+dt@kernel.org \
--cc=lianfeng.ouyang@starfivetech.com \
--cc=linux-i2c@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=matthew.brost@intel.com \
--cc=mika.westerberg@linux.intel.com \
--cc=nm@ti.com \
--cc=pratap.nirujogi@amd.com \
--cc=robh@kernel.org \
--cc=rodrigo.vivi@intel.com \
--cc=simona@ffwll.ch \
--cc=thomas.hellstrom@linux.intel.com \
--cc=u-kumar1@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox