From: "Chauhan, Shekhar" <shekhar.chauhan@intel.com>
To: Matt Atwood <matthew.s.atwood@intel.com>,
<intel-xe@lists.freedesktop.org>
Cc: Haridhar Kalvala <haridhar.kalvala@intel.com>,
Matt Roper <matthew.d.roper@intel.com>
Subject: Re: [PATCH 5/6] drm/xe/ptl: Add PTL platform definition
Date: Tue, 8 Oct 2024 18:55:24 +0530 [thread overview]
Message-ID: <f3a2666d-1773-4945-86d0-24148d0a91d3@intel.com> (raw)
In-Reply-To: <20241008013509.61233-6-matthew.s.atwood@intel.com>
On 10/8/2024 7:05, Matt Atwood wrote:
> From: Haridhar Kalvala <haridhar.kalvala@intel.com>
>
> PTL is an integrated GPU based on the Xe3 architecture.
>
> v2: explicitly turn off display until display patches land.
>
> Bspec: 72574
> Cc: Matt Roper <matthew.d.roper@intel.com>
> Signed-off-by: Haridhar Kalvala <haridhar.kalvala@intel.com>
> Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com>
LGTM,
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Shekhar Chauhan <shekhar.chauhan@intel.com>
> ---
> drivers/gpu/drm/xe/xe_pci.c | 7 +++++++
> drivers/gpu/drm/xe/xe_platform_types.h | 1 +
> include/drm/intel/xe_pciids.h | 11 +++++++++++
> 3 files changed, 19 insertions(+)
>
> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
> index 2139edba9062..4085bb3b6550 100644
> --- a/drivers/gpu/drm/xe/xe_pci.c
> +++ b/drivers/gpu/drm/xe/xe_pci.c
> @@ -350,6 +350,12 @@ static const struct xe_device_desc bmg_desc = {
> .has_heci_cscfi = 1,
> };
>
> +static const struct xe_device_desc ptl_desc = {
> + PLATFORM(PANTHERLAKE),
> + .has_display = false,
> + .require_force_probe = true,
> +};
> +
> #undef PLATFORM
> __diag_pop();
>
> @@ -400,6 +406,7 @@ static const struct pci_device_id pciidlist[] = {
> XE_MTL_IDS(INTEL_VGA_DEVICE, &mtl_desc),
> XE_LNL_IDS(INTEL_VGA_DEVICE, &lnl_desc),
> XE_BMG_IDS(INTEL_VGA_DEVICE, &bmg_desc),
> + XE_PTL_IDS(INTEL_VGA_DEVICE, &ptl_desc),
> { }
> };
> MODULE_DEVICE_TABLE(pci, pciidlist);
> diff --git a/drivers/gpu/drm/xe/xe_platform_types.h b/drivers/gpu/drm/xe/xe_platform_types.h
> index 79b7042c4534..d08574c4cdb8 100644
> --- a/drivers/gpu/drm/xe/xe_platform_types.h
> +++ b/drivers/gpu/drm/xe/xe_platform_types.h
> @@ -23,6 +23,7 @@ enum xe_platform {
> XE_METEORLAKE,
> XE_LUNARLAKE,
> XE_BATTLEMAGE,
> + XE_PANTHERLAKE,
> };
>
> enum xe_subplatform {
> diff --git a/include/drm/intel/xe_pciids.h b/include/drm/intel/xe_pciids.h
> index 65520a90c17c..6d8d013f74e0 100644
> --- a/include/drm/intel/xe_pciids.h
> +++ b/include/drm/intel/xe_pciids.h
> @@ -220,4 +220,15 @@
> MACRO__(0xE20D, ## __VA_ARGS__), \
> MACRO__(0xE212, ## __VA_ARGS__)
>
> +#define XE_PTL_IDS(MACRO__, ...) \
> + MACRO__(0xB080, ## __VA_ARGS__), \
> + MACRO__(0xB081, ## __VA_ARGS__), \
> + MACRO__(0xB082, ## __VA_ARGS__), \
> + MACRO__(0xB090, ## __VA_ARGS__), \
> + MACRO__(0xB091, ## __VA_ARGS__), \
> + MACRO__(0xB092, ## __VA_ARGS__), \
> + MACRO__(0xB0A0, ## __VA_ARGS__), \
> + MACRO__(0xB0A1, ## __VA_ARGS__), \
> + MACRO__(0xB0A2, ## __VA_ARGS__)
> +
> #endif
--
-shekhar
next prev parent reply other threads:[~2024-10-08 13:25 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-08 1:35 [PATCH 0/6 v3] Add Xe3 and Panther Lake support Matt Atwood
2024-10-08 1:35 ` [PATCH 1/6] drm/xe/xe3: Xe3 uses the same PAT settings as Xe2 Matt Atwood
2024-10-08 1:35 ` [PATCH 2/6] drm/xe/xe3: Define Xe3 feature flags Matt Atwood
2024-10-08 2:23 ` Chauhan, Shekhar
2024-10-08 16:15 ` Matt Roper
2024-10-08 17:49 ` Chauhan, Shekhar
2024-10-08 18:06 ` Matt Roper
2024-10-08 18:28 ` Chauhan, Shekhar
2024-10-08 1:35 ` [PATCH 3/6] drm/xe/xe3: Add initial set of workarounds Matt Atwood
2024-10-08 13:46 ` Chauhan, Shekhar
2024-10-08 16:17 ` Matt Roper
2024-10-08 1:35 ` [PATCH 4/6] drm/xe/ptl: PTL re-uses Xe2 MOCS table Matt Atwood
2024-10-08 13:19 ` Chauhan, Shekhar
2024-10-08 1:35 ` [PATCH 5/6] drm/xe/ptl: Add PTL platform definition Matt Atwood
2024-10-08 13:25 ` Chauhan, Shekhar [this message]
2024-10-08 1:35 ` [PATCH 6/6] drm/xe/xe3lpm: Add new "instance0" steering table Matt Atwood
2024-10-08 1:40 ` ✓ CI.Patch_applied: success for Add Xe3 and Panther Lake support (rev3) Patchwork
2024-10-08 1:40 ` ✗ CI.checkpatch: warning " Patchwork
2024-10-08 1:41 ` ✓ CI.KUnit: success " Patchwork
2024-10-08 1:53 ` ✓ CI.Build: " Patchwork
2024-10-08 1:56 ` ✓ CI.Hooks: " Patchwork
2024-10-08 1:58 ` ✓ CI.checksparse: " Patchwork
2024-10-08 2:23 ` ✓ CI.BAT: " Patchwork
2024-10-08 10:01 ` ✗ CI.FULL: failure " Patchwork
2024-10-08 16:26 ` Matt Roper
2024-10-08 16:08 ` [PATCH 0/6 v3] Add Xe3 and Panther Lake support Matt Roper
-- strict thread matches above, loose matches on Subject: below --
2024-10-04 22:05 [PATCH 0/6] " Matt Atwood
2024-10-04 22:05 ` [PATCH 5/6] drm/xe/ptl: Add PTL platform definition Matt Atwood
2024-10-04 22:43 ` Matt Roper
2024-10-07 17:40 ` Lucas De Marchi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f3a2666d-1773-4945-86d0-24148d0a91d3@intel.com \
--to=shekhar.chauhan@intel.com \
--cc=haridhar.kalvala@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
--cc=matthew.s.atwood@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox