From: sashiko-bot@kernel.org
To: "Raag Jadav" <raag.jadav@intel.com>, intel-xe@lists.freedesktop.org
Subject: Re: [PATCH v12 09/10] drm/xe/pci: Introduce PCIe Function Level Reset
Date: Tue, 03 Nov 2026 06:46:21 +0000 [thread overview]
Message-ID: <sashiko-outbox-194668@kernel.org> (raw)
In-Reply-To: <20261103060649.1015468-10-raag.jadav@intel.com>
Thank you for your contribution! Sashiko AI review found 5 potential issue(s) to consider:
- [High] drm/xe/pci: lockless pm_runtime_active() checks in FLR callbacks
- [High] drm/xe/pci: broken FLR error handling under non-default wedged.mode
- [High] drm/xe/pci: missing xe->cpu_bind->q re-initialization on FLR resume
- [High] drm/xe/migrate: unreset ULLS state and exit_work across PCIe FLR
- [Medium] drm/xe/pci: uninitialized wedge and PM access in survivability mode
--
commit cf08cadf19ba560845f140c4f8eb3d6efc8fd9de
Author: Raag Jadav <raag.jadav@intel.com>
drm/xe/pci: Introduce PCIe Function Level Reset
This commit adds PCIe Function Level Reset (FLR) support via the
reset_prepare and reset_done PCI error handlers. It suspends GT activity
without VRAM eviction before the reset and re-initializes hardware state,
kernel BOs, and kernel queues afterwards.
> diff --git a/drivers/gpu/drm/xe/xe_pci_error.c b/drivers/gpu/drm/xe/xe_pci_error.c
> index 6a942cb6f69d9..fe8d83da1e8b6 100644
> --- a/drivers/gpu/drm/xe/xe_pci_error.c
> +++ b/drivers/gpu/drm/xe/xe_pci_error.c
[ ... ]
> @@ -149,9 +195,99 @@ static void xe_pci_error_resume(struct pci_dev *pdev)
> xe_wedge_put(xe);
> }
>
> +static inline bool xe_pci_reset_skip(struct xe_device *xe)
> +{
> + return !IS_DGFX(xe) || IS_SRIOV_VF(xe) || xe_sriov_pf_num_vfs(xe) || xe->info.probe_display;
> +}
> +
> +static void xe_pci_reset_prepare(struct pci_dev *pdev)
> +{
> + struct xe_device *xe = pdev_to_xe_device(pdev);
> + int err;
> +
> + /* No guarantees by PCI core */
> + if (!pm_runtime_active(&pdev->dev)) {
> + xe_err(xe, "PCI reset: unexpected power state\n");
> + return;
> + }
[Severity: High]
Can checking pm_runtime_active(&pdev->dev) locklessly in both
xe_pci_reset_prepare() and xe_pci_reset_done() without holding a runtime PM
reference cause unbalanced xe_wedge_get() and xe_wedge_put() calls or leave
the device unwedged after a reset?
There appear to be several paths where this goes wrong:
1. Because reset_prepare returns void, returning early when
!pm_runtime_active(&pdev->dev) is true does not stop the PCI core
(pci_dev_save_and_disable() -> __pci_reset_function_locked() ->
pci_dev_restore()) from transitioning the function to PCI_D0 and resetting
the hardware, wiping VRAM (which is not evicted in D3hot when
!xe->d3cold.allowed), GGTT mappings, and GuC state. If the device is still
runtime-suspended when xe_pci_reset_done() runs, xe_pci_reset_done() also
returns early without calling xe_wedge_declare(), leaving the wiped GPU
unwedged on the next runtime resume.
2. If !pm_runtime_active(&pdev->dev) is true in xe_pci_reset_prepare() (for
example, during RPM_RESUMING, a failed RPM_SUSPENDING transition, or a
concurrent runtime resume from an ioctl or sysfs read since xe_wedge_get()
was skipped) and runtime_status becomes RPM_ACTIVE before xe_pci_reset_done()
runs, xe_pci_reset_done() sees pm_runtime_active(&pdev->dev) as true and
!xe->flr_prepared, jumps to out:, and calls xe_wedge_put(xe) without a
matching xe_wedge_get(xe). That drops the permanent reference just acquired
by xe_wedge_declare() (or immediately underflows xe->wedged.ref).
3. Conversely, if pm_runtime_active(&pdev->dev) is true while
dev->power.usage_count is 0 during the autosuspend window, xe_wedge_get(xe)
calls xe_pm_runtime_get_noresume(xe), which triggers drm_WARN() for missing
outer runtime PM protection. If autosuspend transitions runtime_status to
RPM_SUSPENDING or RPM_SUSPENDED between the lockless pm_runtime_active()
check and xe_wedge_get(xe), runtime suspend runs concurrently with
xe_pci_reset_prepare(), and xe_pci_reset_done() returns early at
!pm_runtime_active(&pdev->dev), leaking the wedge and runtime PM references
and leaving xe->flr_prepared set to true.
> +
> + err = xe_survivability_mode_is_boot_enabled(xe) || xe_wedged(xe);
> + if (err)
> + xe_err(xe, "PCI reset: device in unexpected state\n");
> +
> + /* Wedge the device to prevent userspace access but don't send the event yet */
> + xe_wedge_get(xe);
> + if (err)
> + return;
[Severity: Medium]
Should xe_pci_reset_prepare() and xe_pci_reset_done() return immediately when
xe_survivability_mode_is_boot_enabled(xe) is true, before calling
xe_wedge_get(xe)?
When boot survivability mode is enabled during probe, xe_device_probe_early()
returns early before calling xe_wedge_init(xe), and __xe_pci_probe() returns
0 before calling xe_device_probe(xe) and xe_pm_init(xe):
drivers/gpu/drm/xe/xe_device.c:xe_device_probe_early()
err = xe_pcode_probe_early(xe);
if (err) {
int save_err = err;
/*
* In Boot Survivability mode, no drm card is exposed and driver
* is loaded with bare minimum to allow for firmware to be
* flashed through mei. Return success, if survivability mode
* is enabled due to pcode failure.
*/
err = xe_survivability_mode_boot_enable(xe);
if (err)
return err;
return save_err;
}
err = wait_for_lmem_ready(xe);
if (err)
return err;
err = xe_wedge_init(xe);
Because xe_pm_init(xe) was never called, runtime PM remains disabled
(dev->power.disable_depth > 0), so pm_runtime_active(&pdev->dev) returns
true. Calling xe_wedge_get(xe) then invokes xe_pm_runtime_get_noresume(xe) ->
pm_runtime_get_if_in_use(), which fails with -EINVAL and triggers drm_WARN()
for missing outer runtime PM protection, and xe_pci_reset_done() subsequently
calls xe_wedge_declare() and xe_wedge_put() on an uninitialized xe->wedged
struct.
> +
> + err = xe_pci_reset_skip(xe);
> + if (err) {
> + xe_err(xe, "PCI reset: not supported\n");
> + return;
> + }
> +
> + /*
> + * The hardware could be in corrupted state and access unreliable, but we try to
> + * update data structures and cleanup any pending work to avoid side effects during
> + * PCIe FLR. This will be similar to system suspend flow but without eviction.
> + */
> + err = xe_device_suspend(xe, true);
[Severity: High]
What happens if Ultra Low Latency Submission (ULLS) mode is active on
tile->migrate when a PCIe FLR occurs?
When xe_migrate_ulls_enter(m) is called from page fault or SVM prefetch
paths, it takes a runtime PM reference via xe_pm_runtime_get_noresume(xe),
submits a ULLS_ENTER job to keep m->q spinning on a semaphore in m->q->lrc[0],
sets m->ulls.enabled = true, and schedules m->ulls.exit_work.
Neither xe_device_suspend(xe, true) nor xe_device_resume(xe, true) ->
xe_gt_reinit() -> xe_migrate_reinit(m) cancels m->ulls.exit_work, resets
m->ulls.enabled to false, or drops the ULLS runtime PM reference:
drivers/gpu/drm/xe/xe_migrate.c:xe_migrate_reinit()
int xe_migrate_reinit(struct xe_migrate *m)
{
xe_migrate_prepare_vm(m->tile, m, m->q->vm, NULL);
return xe_exec_queue_reinit(m->q);
}
After the hardware reset and xe_exec_queue_reinit(m->q) -> xe_lrc_ctx_init()
wipe m->q->lrc[0] and terminate the spinning context on the copy engine,
m->ulls.enabled remains true. Won't the next job pushed via
xe_migrate_job_push() (tagged ULLS_ACTIVE) or xe_migrate_ulls_exit() (tagged
ULLS_EXIT) have xe_sched_job_ulls_is_chained(job) == true, causing
submit_exec_queue() to suppress XE_GUC_ACTION_SCHED_CONTEXT and ring-tail
updates while waiting on a semaphore that no job is parked on, hanging
tile->migrate->q and wedging the device?
> + if (err) {
> + xe_err(xe, "PCI reset: failed to prepare\n");
> + return;
> + }
> +
> + xe->flr_prepared = true;
> + xe_info(xe, "PCI reset: prepared\n");
> +}
> +
> +static void xe_pci_reset_done(struct pci_dev *pdev)
> +{
> + struct xe_device *xe = pdev_to_xe_device(pdev);
> + int err;
> +
> + /* No guarantees by PCI core */
> + if (!pm_runtime_active(&pdev->dev))
> + return;
> +
> + err = xe_pci_reset_skip(xe);
> + if (err)
> + goto out;
> +
> + if (!xe->flr_prepared)
> + goto out;
> +
> + /* Unprepare early in case we fail */
> + xe->flr_prepared = false;
> +
> + /*
> + * We already have the data structures intact, so try to re-initialize the device.
> + * This will be similar to system resume flow, except we'll also need to recreate
> + * kernel bos and restore kernel queues.
> + */
> + err = xe_device_resume(xe, true);
[Severity: High]
Does xe_device_resume(xe, true) leave the device-wide kernel bind queue
(xe->cpu_bind->q) in the killed state after a PCIe FLR?
During xe_pci_reset_prepare(), xe_device_suspend(xe, true) calls
xe_gt_flr_prepare() -> xe_uc_flr_prepare() -> xe_guc_flr_prepare() ->
xe_guc_submit_pause_abort(), which iterates over all queues in
guc->submission_state.exec_queue_lookup and calls guc_exec_queue_kill(q) on
each one, including xe->cpu_bind->q. That sets EXEC_QUEUE_STATE_KILLED in
xe->cpu_bind->q->guc->state and sets sched.base.timeout = 0, while the
hardware reset wipes the VRAM backing xe->cpu_bind->q->lrc[0].
During xe_device_resume(xe, true), xe_gt_reinit() only re-initializes
tile->migrate->q via xe_migrate_reinit() -> xe_exec_queue_reinit(m->q) and
never calls xe_exec_queue_reinit(xe->cpu_bind->q). Once the device is
unwedged, when a pipelined CPU page-table bind job is submitted on
xe->cpu_bind->q via xe_cpu_bind_update_pgtables_job(), won't
guc_exec_queue_run_job() see exec_queue_killed_or_banned_or_wedged(q) as true
and pass force_clear = true to run_pt_job(), clearing page tables instead of
populating them?
> + if (err) {
> + xe_err(xe, "PCI reset: re-initialization failed\n");
> + goto out;
> + }
> +
> + /* Unwedge to allow userspace access */
> + xe_wedge_put(xe);
> + xe_info(xe, "PCI reset: done\n");
> +
> + return;
> +out:
> + /* Most likely the device is unusable and there's nothing we can do about it */
> + xe_wedge_declare(xe, DRM_WEDGE_RECOVERY_REBIND | DRM_WEDGE_RECOVERY_BUS_RESET);
> + /* Drop local reference */
> + xe_wedge_put(xe);
[Severity: High]
What happens in this error path when xe->wedged.mode is non-default
(XE_WEDGED_MODE_NEVER or XE_WEDGED_MODE_UPON_ANY_HANG_NO_RESET)?
1. When xe->wedged.mode is XE_WEDGED_MODE_NEVER (via module parameter
wedged_mode=0 or debugfs), xe_wedge_declare() returns early without calling
xe_wedge_get(xe) or xe_gt_wedge_declare(gt):
drivers/gpu/drm/xe/xe_wedge.c:xe_wedge_declare()
if (xe->wedged.mode == XE_WEDGED_MODE_NEVER) {
xe_dbg(xe, "Wedged mode is forcibly disabled\n");
return;
}
The subsequent xe_wedge_put(xe) then drops the temporary reference taken in
xe_pci_reset_prepare(), reducing xe->wedged.ref to 0 and unblocking userspace
IOCTLs on a device whose VRAM and hardware state were wiped by FLR and whose
GTs and IRQs remain suspended.
2. If xe_device_resume(xe, true) fails before xe_uc_start() restarts the DRM
schedulers that were stopped in xe_device_suspend(xe, true) ->
xe_gt_flr_prepare() -> xe_uc_flr_prepare() -> uc_flr_sanitize() ->
xe_uc_stop() -> xe_guc_submit_stop(), and xe->wedged.mode is either
XE_WEDGED_MODE_NEVER or XE_WEDGED_MODE_UPON_ANY_HANG_NO_RESET (where
xe_guc_submit_wedge() skips xe_guc_submit_pause_abort()), the schedulers for
all queues remain stopped (drm_sched_is_stopped(&sched->base) == true). When
those queues are later destroyed on file close or driver unbind,
guc_exec_queue_destroy() queues STATIC_MSG_CLEANUP, which
xe_sched_process_msg_queue() ignores while the scheduler is stopped, leaking
the queues and their drm_dev_get() references and hanging module unload.
--
Sashiko AI review · https://sashiko.dev/#/patchset/20261103060649.1015468-1-raag.jadav@intel.com?part=9
next prev parent reply other threads:[~2026-11-03 6:46 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-03 6:06 [PATCH v12 00/10] Introduce Xe PCIe FLR Raag Jadav
2026-11-03 6:06 ` [PATCH v12 01/10] drm/xe/uc_fw: Allow re-initializing firmware Raag Jadav
2026-11-03 6:06 ` [PATCH v12 02/10] drm/xe/guc_submit: Introduce guc_exec_queue_reinit_kernel() Raag Jadav
2026-11-03 6:06 ` [PATCH v12 03/10] drm/xe/gt: Introduce FLR helpers Raag Jadav
2026-11-03 6:39 ` sashiko-bot
2026-11-03 6:06 ` [PATCH v12 04/10] drm/xe/bo_evict: Introduce xe_bo_restore_map() Raag Jadav
2026-11-03 6:06 ` [PATCH v12 05/10] drm/xe/exec_queue: Introduce xe_exec_queue_reinit() Raag Jadav
2026-11-03 6:06 ` [PATCH v12 06/10] drm/xe/migrate: Introduce xe_migrate_reinit() Raag Jadav
2026-11-03 6:31 ` sashiko-bot
2026-11-03 6:06 ` [PATCH v12 07/10] drm/xe/pm: Introduce xe_device_suspend/resume() Raag Jadav
2026-11-03 6:48 ` sashiko-bot
2026-11-03 6:06 ` [PATCH v12 08/10] drm/xe: Introduce temporary device wedging Raag Jadav
2026-11-03 6:44 ` sashiko-bot
2026-11-03 6:06 ` [PATCH v12 09/10] drm/xe/pci: Introduce PCIe Function Level Reset Raag Jadav
2026-11-03 6:46 ` sashiko-bot [this message]
2026-11-03 6:06 ` [PATCH v12 10/10] drm/xe/doc: Wire up PCI Error Handling Raag Jadav
2026-11-03 6:51 ` ✗ CI.checkpatch: warning for Introduce Xe PCIe FLR (rev12) Patchwork
2026-11-03 6:53 ` ✓ CI.KUnit: success " Patchwork
2026-11-03 7:29 ` ✓ Xe.CI.BAT: " Patchwork
2026-11-03 12:43 ` ✓ Xe.CI.FULL: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=sashiko-outbox-194668@kernel.org \
--to=sashiko-bot@kernel.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=raag.jadav@intel.com \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox