From mboxrd@z Thu Jan 1 00:00:00 1970 From: "Justin P. Mattock" Subject: Re: ohci1394_dma=early crash since 2.6.32 (was Re: [Bug #14487] PANIC: early exception 08 rip 246:10 error ffffffff810251b5 cr2 0) Date: Mon, 01 Feb 2010 15:51:51 -0800 Message-ID: <4B676917.2080506@gmail.com> References: <4B6630CA.9010207@gmail.com> <20100201125441.GB2576@bicker> <4B671606.3080405@gmail.com> <4B673233.8000300@s5r6.in-berlin.de> <4B6740B5.5070601@gmail.com> <4B675534.5070107@s5r6.in-berlin.de> Mime-Version: 1.0 Content-Transfer-Encoding: 7bit Return-path: DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:received:received:message-id:date:from :user-agent:mime-version:to:cc:subject:references:in-reply-to :content-type:content-transfer-encoding; bh=I34KDTnuj5g4qtxWFdI3p2esbVDgjBgAyTpWEBt9t04=; b=XUA+uwLendkNHpKmMy9CWMQVyb6lmihP7oiHRmN5xY8OLejbVHCZdYQ6ntWPlCoxZ8 +ikc7U2Yx21xdwacP5rusT1swDftUMEsUsd5NRHoy2mitQ2IBCy71DXY0kEIbw3KDJf7 R4WY1gRKegtcc4K39j8PQTMS4qQqYyioO8eXI= In-Reply-To: <4B675534.5070107-MtYdepGKPcBMYopoZt5u/LNAH6kLmebB@public.gmane.org> Sender: kernel-testers-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org List-ID: Content-Type: text/plain; charset="us-ascii"; format="flowed" To: Stefan Richter Cc: Dan Carpenter , linux1394-devel-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f@public.gmane.org, "Rafael J. Wysocki" , Linux Kernel Mailing List , Kernel Testers List On 02/01/10 14:27, Stefan Richter wrote: > Justin P. Mattock wrote: >> (as for yesterdays 0xffffffffffffffff(just experimenting)Google gives me >> no info on the differences between 8f's to 16f's, I was under the >> impression that it's x86_32 and x86_64 for the pci address). > > As Dan noted, > (class == 0xffffffff || 0xffffffffffffffff) > is always true because it is logically the same as > (class == whatever) || true > > If you really meant > class == 0xffffffff || class == 0xffffffffffffffff yeah that's what I was going for(just to see). > then the latter half will never become true because class is declared as > u32 and got its value from read_pci_config() which also returns u32. > That's what I was afraid of. I'm guessing there probably would be a lot of things to change for(if this correct) u64. > BTW, whether a PCI device is capable of accessing 32 bit bus addresses > or also 64 bit bus addresses depends on the device, not on the CPU. > Originally, PCI only had a 32 bit addressing model. OHCI 1394 1.0/1.1 > implementations only deal with 32 bit local bus addresses. > I haven't even looked at what the device was capable of doing. > The 'class' however is not an address but merely a register value with > 24 bits width. (Defined in the PCI Local Bus spec which is not freely > available, cited in OHCI 1394 annex A.3.) This register is read as a 32 > bits wide register from which the excess byte is later discarded. If > all bits read are 1, the bus:slot:function is not actually populated. So(correct me if I'm wrong), I'm generating a 64 bit register and the kernel is looking for a 32 bit register causing the crash. Justin P. Mattock