From mboxrd@z Thu Jan  1 00:00:00 1970
From: mindentropy@gmail.com (mindentropy)
Date: Wed, 20 Apr 2011 23:38:00 +0530
Subject: VMA of processes and CPU registers
In-Reply-To: <BANLkTikbsfu7s_XL16_0fJrJNShn=YNspQ@mail.gmail.com>
References: <SNT111-DS36E21CEE9AC0688DFE5B9A7900@phx.gbl>
	<SNT111-DS139832BD4CC4EAD1B5B77EA7930@phx.gbl>
	<BANLkTikbsfu7s_XL16_0fJrJNShn=YNspQ@mail.gmail.com>
Message-ID: <201104202338.00339.mindentropy@gmail.com>
To: kernelnewbies@lists.kernelnewbies.org
List-Id: kernelnewbies.lists.kernelnewbies.org

On Wednesday 20 Apr 2011 11:00:17 pm Dave Hylands wrote:
 
> I think that this is true for all of the architectures I've worked
> with (ARM, MIPS, x86). Some architectures (like MIPS) have a
> combination of spaces which are linearly mapped between virtual and
> physical, and mapped spaces (which go through an MMU). 

Is this just identity mapping or does it bypass the paging unit for some 
addresses? Just out of curiosity how do you tell the bypassing info?