* PCI express, link down problem..
@ 2011-02-25 4:15 SHANKARCHEKURI
0 siblings, 0 replies; only message in thread
From: SHANKARCHEKURI @ 2011-02-25 4:15 UTC (permalink / raw)
To: kernelnewbies
We have designed a SBC with MPC8548 PCIe 4x lanes connected with IDT PCIe
swicth.My POR of processor is showing the correct configuration as 4x with
2.5Gbps,RC mode.But when i read the PCIe LTSSM register it shows lane is in
Detect.quiet.when i probed the actual signals Processor side -Tx
diff.voltage of one lane(Lane 0) shows 700mv pp and it is reaching the
Rx.Remaining all other lane voltages are 0mv.Similarly,Receiver side
-TX,only one lane diff.voltage is showing 112mv pp,remainig all other lanes
are showing 0mv.what is the expected voltage levels?.The negotiated link
width is showing 1x.Is it due to the same reason?what could be reason for
the detect.quiet state?
--
View this message in context: http://old.nabble.com/PCI-express%2C-link-down-problem..-tp31010155p31010155.html
Sent from the kernelnewbies mailing list archive at Nabble.com.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2011-02-25 4:15 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2011-02-25 4:15 PCI express, link down problem SHANKARCHEKURI
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).