* [PATCH v2] arm64: Add support for 4level 4K page translations table
@ 2016-01-06 23:32 Azriel Samson
2016-01-07 7:40 ` Pratyush Anand
0 siblings, 1 reply; 2+ messages in thread
From: Azriel Samson @ 2016-01-06 23:32 UTC (permalink / raw)
To: panand, kexec; +Cc: timur, Azriel Samson, rruigrok, Mansi Patel, sgoel, virajm
Add PUD translation for 4 level page tables.
Signed-off-by: Mansi Patel <mansip@codeaurora.org>
Signed-off-by: Azriel Samson <asamson@codeaurora.org>
Signed-off-by: Sameer Goel <sgoel@codeaurora.org>
---
This change targets the arm64_support branch of Pratush Anand's repository at:
https://github.com/pratyushanand/makedumpfile.git
arch/arm64.c | 46 +++++++++++++++++++++++++++++++++++-----------
1 file changed, 35 insertions(+), 11 deletions(-)
diff --git a/arch/arm64.c b/arch/arm64.c
index 59825fa..1eb050b 100644
--- a/arch/arm64.c
+++ b/arch/arm64.c
@@ -35,15 +35,10 @@ typedef struct {
pud_t pud;
} pmd_t;
-#define pud_offset(pgd, vaddr) ((pud_t *)pgd)
-
#define pgd_val(x) ((x).pgd)
#define pud_val(x) (pgd_val((x).pgd))
#define pmd_val(x) (pud_val((x).pud))
-#define PUD_SHIFT PGDIR_SHIFT
-#define PUD_SIZE (1UL << PUD_SHIFT)
-
typedef struct {
unsigned long pte;
} pte_t;
@@ -59,6 +54,9 @@ typedef struct {
#define PMD_SIZE (1UL << PMD_SHIFT)
#define PMD_MASK (~(PMD_SIZE - 1))
#define PTRS_PER_PMD PTRS_PER_PTE
+#define PUD_SHIFT get_pud_shift_arm64()
+#define PUD_SIZE (1UL << PUD_SHIFT)
+#define PUD_MASK (~(PUD_SIZE - 1))
#define PAGE_PRESENT (1 << 0)
#define SECTIONS_SIZE_BITS 30
@@ -95,6 +93,10 @@ typedef struct {
#define pud_page_vaddr(pud) (__va(pud_val(pud) & PHYS_MASK & (int32_t)PAGE_MASK))
#define pmd_offset_pgtbl_lvl_3(pud, vaddr) ((pmd_t *)pud_page_vaddr((*pud)) + pmd_index(vaddr))
+#define PTRS_PER_PUD PTRS_PER_PTE
+#define pud_index(vaddr) (((vaddr) >> PUD_SHIFT) & (PTRS_PER_PUD - 1))
+#define pgd_page_vaddr(pgd) (__va(pgd_val(pgd) & PHYS_MASK & (int32_t)PAGE_MASK))
+
/* kernel struct page size can be kernel version dependent, currently
* keep it constant.
*/
@@ -128,16 +130,34 @@ get_page_shift_arm64(void)
return page_shift;
}
+static int
+get_pud_shift_arm64(void)
+{
+ if (pgtable_level == 4)
+ return ((PAGE_SHIFT - 3) * 3 + 3);
+ else
+ return PGDIR_SHIFT;
+}
+
pmd_t *
-pmd_offset(pud_t *pud, unsigned long vaddr)
+pmd_offset(pud_t *puda, pud_t *pudv, unsigned long vaddr)
{
if (pgtable_level == 2) {
- return pmd_offset_pgtbl_lvl_2(pud, vaddr);
+ return pmd_offset_pgtbl_lvl_2(puda, vaddr);
} else {
- return pmd_offset_pgtbl_lvl_3(pud, vaddr);
+ return pmd_offset_pgtbl_lvl_3(pudv, vaddr);
}
}
+static pud_t *
+pud_offset(pgd_t *pgda, pgd_t *pgdv, unsigned long vaddr)
+{
+ if (pgtable_level == 4)
+ return ((pud_t *)pgd_page_vaddr((*pgdv)) + pud_index(vaddr));
+ else
+ return (pud_t *)(pgda);
+}
+
static int
is_vtop_from_page_table_arm64(unsigned long vaddr)
{
@@ -244,7 +264,7 @@ vtop_arm64(unsigned long vaddr)
{
unsigned long long paddr = NOT_PADDR;
pgd_t *pgda, pgdv;
- pud_t pudv;
+ pud_t *puda, pudv;
pmd_t *pmda, pmdv;
pte_t *ptea, ptev;
@@ -259,9 +279,13 @@ vtop_arm64(unsigned long vaddr)
return NOT_PADDR;
}
- pudv.pgd = pgdv;
+ puda = pud_offset(pgda, &pgdv, vaddr);
+ if (!readmem(VADDR, (unsigned long long)puda, &pudv, sizeof(pudv))) {
+ ERRMSG("Can't read pud\n");
+ return NOT_PADDR;
+ }
- pmda = pmd_offset(&pudv, vaddr);
+ pmda = pmd_offset(puda, &pudv, vaddr);
if (!readmem(VADDR, (unsigned long long)pmda, &pmdv, sizeof(pmdv))) {
ERRMSG("Can't read pmd\n");
return NOT_PADDR;
--
Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project.
_______________________________________________
kexec mailing list
kexec@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kexec
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH v2] arm64: Add support for 4level 4K page translations table
2016-01-06 23:32 [PATCH v2] arm64: Add support for 4level 4K page translations table Azriel Samson
@ 2016-01-07 7:40 ` Pratyush Anand
0 siblings, 0 replies; 2+ messages in thread
From: Pratyush Anand @ 2016-01-07 7:40 UTC (permalink / raw)
To: Azriel Samson; +Cc: timur, kexec, rruigrok, Mansi Patel, sgoel, virajm
Hi Azriel,
Thanks for the quick v2.
On 06/01/2016:04:32:28 PM, Azriel Samson wrote:
> Add PUD translation for 4 level page tables.
>
> Signed-off-by: Mansi Patel <mansip@codeaurora.org>
> Signed-off-by: Azriel Samson <asamson@codeaurora.org>
> Signed-off-by: Sameer Goel <sgoel@codeaurora.org>
> ---
> This change targets the arm64_support branch of Pratush Anand's repository at:
> https://github.com/pratyushanand/makedumpfile.git
I have applied this patch to arm64_support branch. Since this patch depends on
few corresponding changes in kernel which is not part of Geoff's kexec-v12
series. So I will first get ACKed corresponding kernel patch [1] and then will
resend this patch along with other dependent patch to kexec mailing list.
~Pratyush
[1]
https://github.com/pratyushanand/linux/commit/3d9a2e96bd49c69637b88f61cbefa9736e029370
_______________________________________________
kexec mailing list
kexec@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kexec
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2016-01-07 7:40 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-01-06 23:32 [PATCH v2] arm64: Add support for 4level 4K page translations table Azriel Samson
2016-01-07 7:40 ` Pratyush Anand
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).