From: Andrew Jones <ajones@ventanamicro.com>
To: kvm-riscv@lists.infradead.org
Subject: [PATCH 4/6] riscv: Implement test for architecture ID register
Date: Wed, 13 Mar 2024 21:06:03 +0100 [thread overview]
Message-ID: <20240313-86cc8c945de67d8cfa0ee6cf@orel> (raw)
In-Reply-To: <20240313145336.311611-5-cem@kernel.org>
On Wed, Mar 13, 2024 at 03:53:27PM +0100, cem at kernel.org wrote:
> From: Carlos Maiolino <cem@kernel.org>
>
> Probe the MARCHID register and compare it to the specified MARCHID
> environment variable.
>
> Signed-off-by: Carlos Maiolino <cmaiolino@redhat.com>
> ---
> V3:
> - Adapt to use __base_sbi_ecall (which also fixes the wrong paramenters)
> V2:
> - Wrap commit message around 70 chars
> - Remove unneeded blank lines
>
> riscv/sbi.c | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/riscv/sbi.c b/riscv/sbi.c
> index ce0be84f..56b27765 100644
> --- a/riscv/sbi.c
> +++ b/riscv/sbi.c
> @@ -57,6 +57,14 @@ static void check_base(void)
> gen_report(&ret, expected);
> report_prefix_pop();
>
> + report_prefix_push("marchid");
> + if (env_or_skip("MARCHID")) {
> + expected = strtol(getenv("MARCHID"), NULL, 0);
> + ret = __base_sbi_ecall(SBI_EXT_BASE_GET_MARCHID, 0);
> + gen_report(&ret, expected);
> + }
> + report_prefix_pop();
> +
> report_prefix_pop();
> }
>
> --
> 2.44.0
>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
next prev parent reply other threads:[~2024-03-13 20:06 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-13 14:53 [PATCH V3 0/6] Add riscv tests to cover the base extension specs cem
2024-03-13 14:53 ` [PATCH 1/6] riscv: Add a wrapper to call sbi_ecall for base extension cem
2024-03-13 19:24 ` Andrew Jones
2024-03-13 14:53 ` [PATCH 2/6] riscv: Add test to probe SBI Extension cem
2024-03-13 20:02 ` Andrew Jones
2024-03-13 14:53 ` [PATCH 3/6] riscv: Factor out environment variable check and report generation cem
2024-03-13 20:05 ` Andrew Jones
2024-03-13 14:53 ` [PATCH 4/6] riscv: Implement test for architecture ID register cem
2024-03-13 20:06 ` Andrew Jones [this message]
2024-03-13 14:53 ` [PATCH 5/6] riscv: Enable gen_report() to print the wrong value in case of failure cem
2024-03-13 20:07 ` Andrew Jones
2024-03-13 14:53 ` [PATCH 6/6] riscv: Test for specific SBI implementation ID cem
2024-03-13 20:08 ` Andrew Jones
2024-03-13 21:00 ` Carlos Maiolino
-- strict thread matches above, loose matches on Subject: below --
2024-03-13 21:50 [PATCH V4 0/6] Add riscv tests to cover the base extension specs cem
2024-03-13 21:50 ` [PATCH 4/6] riscv: Implement test for architecture ID register cem
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240313-86cc8c945de67d8cfa0ee6cf@orel \
--to=ajones@ventanamicro.com \
--cc=kvm-riscv@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox