* [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions
@ 2025-08-21 14:25 guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 1/3] RISC-V: KVM: Write hgatp register with valid mode bits guoren
` (3 more replies)
0 siblings, 4 replies; 5+ messages in thread
From: guoren @ 2025-08-21 14:25 UTC (permalink / raw)
To: guoren, troy.mitchell
Cc: alex, anup, aou, atish.patra, fangyu.yu, guoren, kvm-riscv, kvm,
linux-kernel, linux-riscv, palmer, paul.walmsley
From: "Guo Ren (Alibaba DAMO Academy)" <guoren@kernel.org>
Here are serval fixup & optmizitions for hgatp detect according
to the RISC-V Privileged Architecture Spec.
---
Changes in v4:
- Involve ("RISC-V: KVM: Prevent HGATP_MODE_BARE passed"), which
explain why gstage_mode_detect needs reset HGATP to zero.
- RESEND for wrong mailing thread.
Changes in v3:
- Add "Fixes" tag.
- Involve("RISC-V: KVM: Remove unnecessary HGATP csr_read"), which
depends on patch 1.
Changes in v2:
- Fixed build error since kvm_riscv_gstage_mode() has been modified.
---
Fangyu Yu (1):
RISC-V: KVM: Write hgatp register with valid mode bits
Guo Ren (Alibaba DAMO Academy) (2):
RISC-V: KVM: Remove unnecessary HGATP csr_read
RISC-V: KVM: Prevent HGATP_MODE_BARE passed
arch/riscv/kvm/gstage.c | 27 ++++++++++++++++++++++++---
arch/riscv/kvm/main.c | 35 +++++++++++++++++------------------
arch/riscv/kvm/vmid.c | 8 +++-----
3 files changed, 44 insertions(+), 26 deletions(-)
--
2.40.1
--
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH V4 RESEND 1/3] RISC-V: KVM: Write hgatp register with valid mode bits
2025-08-21 14:25 [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions guoren
@ 2025-08-21 14:25 ` guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 2/3] RISC-V: KVM: Remove unnecessary HGATP csr_read guoren
` (2 subsequent siblings)
3 siblings, 0 replies; 5+ messages in thread
From: guoren @ 2025-08-21 14:25 UTC (permalink / raw)
To: guoren, troy.mitchell
Cc: alex, anup, aou, atish.patra, fangyu.yu, guoren, kvm-riscv, kvm,
linux-kernel, linux-riscv, palmer, paul.walmsley, Nutty Liu,
Troy Mitchell
From: Fangyu Yu <fangyu.yu@linux.alibaba.com>
According to the RISC-V Privileged Architecture Spec, when MODE=Bare
is selected,software must write zero to the remaining fields of hgatp.
We have detected the valid mode supported by the HW before, So using a
valid mode to detect how many vmid bits are supported.
Fixes: fd7bb4a251df ("RISC-V: KVM: Implement VMID allocator")
Reviewed-by: Nutty Liu <nutty.liu@hotmail.com>
Reviewed-by: Troy Mitchell <troy.mitchell@linux.spacemit.com>
Reviewed-by: Guo Ren (Alibaba DAMO Academy) <guoren@kernel.org>
Signed-off-by: Fangyu Yu <fangyu.yu@linux.alibaba.com>
Signed-off-by: Guo Ren (Alibaba DAMO Academy) <guoren@kernel.org>
---
arch/riscv/kvm/vmid.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/arch/riscv/kvm/vmid.c b/arch/riscv/kvm/vmid.c
index 3b426c800480..5f33625f4070 100644
--- a/arch/riscv/kvm/vmid.c
+++ b/arch/riscv/kvm/vmid.c
@@ -14,6 +14,7 @@
#include <linux/smp.h>
#include <linux/kvm_host.h>
#include <asm/csr.h>
+#include <asm/kvm_mmu.h>
#include <asm/kvm_tlb.h>
#include <asm/kvm_vmid.h>
@@ -28,7 +29,7 @@ void __init kvm_riscv_gstage_vmid_detect(void)
/* Figure-out number of VMID bits in HW */
old = csr_read(CSR_HGATP);
- csr_write(CSR_HGATP, old | HGATP_VMID);
+ csr_write(CSR_HGATP, (kvm_riscv_gstage_mode << HGATP_MODE_SHIFT) | HGATP_VMID);
vmid_bits = csr_read(CSR_HGATP);
vmid_bits = (vmid_bits & HGATP_VMID) >> HGATP_VMID_SHIFT;
vmid_bits = fls_long(vmid_bits);
--
2.40.1
--
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH V4 RESEND 2/3] RISC-V: KVM: Remove unnecessary HGATP csr_read
2025-08-21 14:25 [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 1/3] RISC-V: KVM: Write hgatp register with valid mode bits guoren
@ 2025-08-21 14:25 ` guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 3/3] RISC-V: KVM: Prevent HGATP_MODE_BARE passed guoren
2025-09-04 3:08 ` [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions Guo Ren
3 siblings, 0 replies; 5+ messages in thread
From: guoren @ 2025-08-21 14:25 UTC (permalink / raw)
To: guoren, troy.mitchell
Cc: alex, anup, aou, atish.patra, fangyu.yu, guoren, kvm-riscv, kvm,
linux-kernel, linux-riscv, palmer, paul.walmsley
From: "Guo Ren (Alibaba DAMO Academy)" <guoren@kernel.org>
The HGATP has been set to zero in gstage_mode_detect(), so there
is no need to save the old context. Unify the code convention
with gstage_mode_detect().
Reviewed-by: Fangyu Yu <fangyu.yu@linux.alibaba.com>
Signed-off-by: Fangyu Yu <fangyu.yu@linux.alibaba.com>
Signed-off-by: Guo Ren (Alibaba DAMO Academy) <guoren@kernel.org>
---
arch/riscv/kvm/vmid.c | 5 +----
1 file changed, 1 insertion(+), 4 deletions(-)
diff --git a/arch/riscv/kvm/vmid.c b/arch/riscv/kvm/vmid.c
index 5f33625f4070..abb1c2bf2542 100644
--- a/arch/riscv/kvm/vmid.c
+++ b/arch/riscv/kvm/vmid.c
@@ -25,15 +25,12 @@ static DEFINE_SPINLOCK(vmid_lock);
void __init kvm_riscv_gstage_vmid_detect(void)
{
- unsigned long old;
-
/* Figure-out number of VMID bits in HW */
- old = csr_read(CSR_HGATP);
csr_write(CSR_HGATP, (kvm_riscv_gstage_mode << HGATP_MODE_SHIFT) | HGATP_VMID);
vmid_bits = csr_read(CSR_HGATP);
vmid_bits = (vmid_bits & HGATP_VMID) >> HGATP_VMID_SHIFT;
vmid_bits = fls_long(vmid_bits);
- csr_write(CSR_HGATP, old);
+ csr_write(CSR_HGATP, 0);
/* We polluted local TLB so flush all guest TLB */
kvm_riscv_local_hfence_gvma_all();
--
2.40.1
--
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH V4 RESEND 3/3] RISC-V: KVM: Prevent HGATP_MODE_BARE passed
2025-08-21 14:25 [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 1/3] RISC-V: KVM: Write hgatp register with valid mode bits guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 2/3] RISC-V: KVM: Remove unnecessary HGATP csr_read guoren
@ 2025-08-21 14:25 ` guoren
2025-09-04 3:08 ` [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions Guo Ren
3 siblings, 0 replies; 5+ messages in thread
From: guoren @ 2025-08-21 14:25 UTC (permalink / raw)
To: guoren, troy.mitchell
Cc: alex, anup, aou, atish.patra, fangyu.yu, guoren, kvm-riscv, kvm,
linux-kernel, linux-riscv, palmer, paul.walmsley, Nutty Liu
From: "Guo Ren (Alibaba DAMO Academy)" <guoren@kernel.org>
urrent kvm_riscv_gstage_mode_detect() assumes H-extension must
have HGATP_MODE_SV39X4/SV32X4 at least, but the spec allows
H-extension with HGATP_MODE_BARE alone. The KVM depends on
!HGATP_MODE_BARE at least, so enhance the gstage-mode-detect
to block HGATP_MODE_BARE.
Move gstage-mode-check closer to gstage-mode-detect to prevent
unnecessary init.
Reviewed-by: Troy Mitchell <troy.mitchell@linux.dev>
Reviewed-by: Nutty Liu <nutty.liu@hotmail.com>
Signed-off-by: Guo Ren (Alibaba DAMO Academy) <guoren@kernel.org>
---
arch/riscv/kvm/gstage.c | 27 ++++++++++++++++++++++++---
arch/riscv/kvm/main.c | 35 +++++++++++++++++------------------
2 files changed, 41 insertions(+), 21 deletions(-)
diff --git a/arch/riscv/kvm/gstage.c b/arch/riscv/kvm/gstage.c
index 24c270d6d0e2..b67d60d722c2 100644
--- a/arch/riscv/kvm/gstage.c
+++ b/arch/riscv/kvm/gstage.c
@@ -321,7 +321,7 @@ void __init kvm_riscv_gstage_mode_detect(void)
if ((csr_read(CSR_HGATP) >> HGATP_MODE_SHIFT) == HGATP_MODE_SV57X4) {
kvm_riscv_gstage_mode = HGATP_MODE_SV57X4;
kvm_riscv_gstage_pgd_levels = 5;
- goto skip_sv48x4_test;
+ goto done;
}
/* Try Sv48x4 G-stage mode */
@@ -329,10 +329,31 @@ void __init kvm_riscv_gstage_mode_detect(void)
if ((csr_read(CSR_HGATP) >> HGATP_MODE_SHIFT) == HGATP_MODE_SV48X4) {
kvm_riscv_gstage_mode = HGATP_MODE_SV48X4;
kvm_riscv_gstage_pgd_levels = 4;
+ goto done;
}
-skip_sv48x4_test:
+ /* Try Sv39x4 G-stage mode */
+ csr_write(CSR_HGATP, HGATP_MODE_SV39X4 << HGATP_MODE_SHIFT);
+ if ((csr_read(CSR_HGATP) >> HGATP_MODE_SHIFT) == HGATP_MODE_SV39X4) {
+ kvm_riscv_gstage_mode = HGATP_MODE_SV39X4;
+ kvm_riscv_gstage_pgd_levels = 3;
+ goto done;
+ }
+#else /* CONFIG_32BIT */
+ /* Try Sv32x4 G-stage mode */
+ csr_write(CSR_HGATP, HGATP_MODE_SV32X4 << HGATP_MODE_SHIFT);
+ if ((csr_read(CSR_HGATP) >> HGATP_MODE_SHIFT) == HGATP_MODE_SV32X4) {
+ kvm_riscv_gstage_mode = HGATP_MODE_SV32X4;
+ kvm_riscv_gstage_pgd_levels = 2;
+ goto done;
+ }
+#endif
+
+ /* KVM depends on !HGATP_MODE_OFF */
+ kvm_riscv_gstage_mode = HGATP_MODE_OFF;
+ kvm_riscv_gstage_pgd_levels = 0;
+
+done:
csr_write(CSR_HGATP, 0);
kvm_riscv_local_hfence_gvma_all();
-#endif
}
diff --git a/arch/riscv/kvm/main.c b/arch/riscv/kvm/main.c
index 67c876de74ef..8ee7aaa74ddc 100644
--- a/arch/riscv/kvm/main.c
+++ b/arch/riscv/kvm/main.c
@@ -93,6 +93,23 @@ static int __init riscv_kvm_init(void)
return rc;
kvm_riscv_gstage_mode_detect();
+ switch (kvm_riscv_gstage_mode) {
+ case HGATP_MODE_SV32X4:
+ str = "Sv32x4";
+ break;
+ case HGATP_MODE_SV39X4:
+ str = "Sv39x4";
+ break;
+ case HGATP_MODE_SV48X4:
+ str = "Sv48x4";
+ break;
+ case HGATP_MODE_SV57X4:
+ str = "Sv57x4";
+ break;
+ default:
+ return -ENODEV;
+ }
+ kvm_info("using %s G-stage page table format\n", str);
kvm_riscv_gstage_vmid_detect();
@@ -135,24 +152,6 @@ static int __init riscv_kvm_init(void)
(rc) ? slist : "no features");
}
- switch (kvm_riscv_gstage_mode) {
- case HGATP_MODE_SV32X4:
- str = "Sv32x4";
- break;
- case HGATP_MODE_SV39X4:
- str = "Sv39x4";
- break;
- case HGATP_MODE_SV48X4:
- str = "Sv48x4";
- break;
- case HGATP_MODE_SV57X4:
- str = "Sv57x4";
- break;
- default:
- return -ENODEV;
- }
- kvm_info("using %s G-stage page table format\n", str);
-
kvm_info("VMID %ld bits available\n", kvm_riscv_gstage_vmid_bits());
if (kvm_riscv_aia_available())
--
2.40.1
--
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions
2025-08-21 14:25 [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions guoren
` (2 preceding siblings ...)
2025-08-21 14:25 ` [PATCH V4 RESEND 3/3] RISC-V: KVM: Prevent HGATP_MODE_BARE passed guoren
@ 2025-09-04 3:08 ` Guo Ren
3 siblings, 0 replies; 5+ messages in thread
From: Guo Ren @ 2025-09-04 3:08 UTC (permalink / raw)
To: anup
Cc: alex, aou, atish.patra, guoren, troy.mitchell, fangyu.yu, guoren,
kvm-riscv, kvm, linux-kernel, linux-riscv, palmer, paul.walmsley
Hi Anup,
Ping..., hope for feedback.
On Thu, Aug 21, 2025 at 10:26 PM <guoren@kernel.org> wrote:
>
> From: "Guo Ren (Alibaba DAMO Academy)" <guoren@kernel.org>
>
> Here are serval fixup & optmizitions for hgatp detect according
> to the RISC-V Privileged Architecture Spec.
>
> ---
> Changes in v4:
> - Involve ("RISC-V: KVM: Prevent HGATP_MODE_BARE passed"), which
> explain why gstage_mode_detect needs reset HGATP to zero.
> - RESEND for wrong mailing thread.
>
> Changes in v3:
> - Add "Fixes" tag.
> - Involve("RISC-V: KVM: Remove unnecessary HGATP csr_read"), which
> depends on patch 1.
>
> Changes in v2:
> - Fixed build error since kvm_riscv_gstage_mode() has been modified.
> ---
>
> Fangyu Yu (1):
> RISC-V: KVM: Write hgatp register with valid mode bits
>
> Guo Ren (Alibaba DAMO Academy) (2):
> RISC-V: KVM: Remove unnecessary HGATP csr_read
> RISC-V: KVM: Prevent HGATP_MODE_BARE passed
>
> arch/riscv/kvm/gstage.c | 27 ++++++++++++++++++++++++---
> arch/riscv/kvm/main.c | 35 +++++++++++++++++------------------
> arch/riscv/kvm/vmid.c | 8 +++-----
> 3 files changed, 44 insertions(+), 26 deletions(-)
>
> --
> 2.40.1
>
--
Best Regards
Guo Ren
--
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2025-09-04 3:09 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-08-21 14:25 [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 1/3] RISC-V: KVM: Write hgatp register with valid mode bits guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 2/3] RISC-V: KVM: Remove unnecessary HGATP csr_read guoren
2025-08-21 14:25 ` [PATCH V4 RESEND 3/3] RISC-V: KVM: Prevent HGATP_MODE_BARE passed guoren
2025-09-04 3:08 ` [PATCH V4 RESEND 0/3] Fixup & optimize hgatp mode & vmid detect functions Guo Ren
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).