kvm-riscv.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
 messages from 2025-03-17 17:13:32 to 2025-04-12 13:45:20 UTC [more...]

[kvmtool PATCH 00/10] Add SBI system suspend and cpu-type option
 2025-04-12 13:45 UTC  (14+ messages)
` [kvmtool PATCH 01/10] Sync-up headers with Linux-6.14 kernel
` [kvmtool PATCH 02/10] riscv: Add Svvptc extension support
` [kvmtool PATCH 03/10] riscv: Add Zabha "
` [kvmtool PATCH 04/10] riscv: Add Ziccrse "
` [kvmtool PATCH 05/10] riscv: Add SBI system suspend support
` [kvmtool PATCH 06/10] riscv: Make system suspend time configurable
` [kvmtool PATCH 07/10] riscv: Fix no params with nodefault segfault
` [kvmtool PATCH 08/10] riscv: Include single-letter extensions in isa_info_arr[]
` [kvmtool PATCH 09/10] riscv: Add cpu-type command-line option
` [kvmtool PATCH 10/10] riscv: Allow including extensions in the min CPU type using command-line

[PATCH v2 0/4] KVM: extract lock_all_vcpus/unlock_all_vcpus
 2025-04-10  8:16 UTC  (10+ messages)
` [PATCH v2 1/4] locking/mutex: implement mutex_trylock_nested
` [PATCH v2 2/4] KVM: x86: move sev_lock/unlock_vcpus_for_migration to kvm_main.c
` [PATCH v2 3/4] KVM: arm64: switch to using kvm_lock/unlock_all_vcpus
` [PATCH v2 4/4] RISC-V: KVM: switch to kvm_lock/unlock_all_vcpus

[kvm-unit-tests PATCH v4 0/5] arm64: Change the default QEMU CPU type to "max
 2025-04-08 15:16 UTC  (7+ messages)
` [kvm-unit-tests PATCH v4 1/5] configure: arm64: Don't display 'aarch64' as the default architecture
` [kvm-unit-tests PATCH v4 2/5] configure: arm/arm64: Display the correct default processor
` [kvm-unit-tests PATCH v4 3/5] arm64: Implement the ./configure --processor option
` [kvm-unit-tests PATCH v4 4/5] configure: Add --target-cpu option
` [kvm-unit-tests PATCH v4 5/5] arm64: Use -cpu max as the default for TCG

[kvm-unit-tests PATCH v2] Makefile: Use CFLAGS in cc-option
 2025-04-08 15:15 UTC  (2+ messages)

[PATCH v5 00/21] Add Counter delegation ISA extension support
 2025-04-04 13:49 UTC  (24+ messages)
` [PATCH v5 01/21] perf pmu-events: Add functions in jevent.py to parse counter and event info for hardware aware grouping
` [PATCH v5 02/21] RISC-V: Add Sxcsrind ISA extension CSR definitions
` [PATCH v5 03/21] RISC-V: Add Sxcsrind ISA extension definition and parsing
` [PATCH v5 04/21] dt-bindings: riscv: add Sxcsrind ISA extension description
` [PATCH v5 05/21] RISC-V: Define indirect CSR access helpers
` [PATCH v5 06/21] RISC-V: Add Smcntrpmf extension parsing
` [PATCH v5 07/21] dt-bindings: riscv: add Smcntrpmf ISA extension description
` [PATCH v5 08/21] RISC-V: Add Sscfg extension CSR definition
` [PATCH v5 09/21] RISC-V: Add Ssccfg/Smcdeleg ISA extension definition and parsing
` [PATCH v5 10/21] dt-bindings: riscv: add Counter delegation ISA extensions description
` [PATCH v5 11/21] RISC-V: perf: Restructure the SBI PMU code
` [PATCH v5 12/21] RISC-V: perf: Modify the counter discovery mechanism
` [PATCH v5 13/21] RISC-V: perf: Add a mechanism to defined legacy event encoding
` [PATCH v5 14/21] RISC-V: perf: Implement supervisor counter delegation support
` [PATCH v5 15/21] RISC-V: perf: Skip PMU SBI extension when not implemented
` [PATCH v5 16/21] RISC-V: perf: Use config2/vendor table for event to counter mapping
` [PATCH v5 17/21] RISC-V: perf: Add legacy event encodings via sysfs
` [PATCH v5 18/21] RISC-V: perf: Add Qemu virt machine events
` [PATCH v5 19/21] tools/perf: Support event code for arch standard events
` [PATCH v5 20/21] tools/perf: Pass the Counter constraint values in the pmu events
` [PATCH v5 21/21] Sync empty-pmu-events.c with autogenerated one

[PATCH 0/5] KVM: RISC-V: VCPU reset fixes
 2025-04-03 11:25 UTC  (6+ messages)
` [PATCH 1/5] KVM: RISC-V: refactor vector state reset
` [PATCH 2/5] KVM: RISC-V: refactor sbi reset request
` [PATCH 3/5] KVM: RISC-V: remove unnecessary SBI reset state
` [PATCH 4/5] KVM: RISC-V: reset VCPU state when becoming runnable
` [PATCH 5/5] KVM: RISC-V: reset smstateen CSRs

[kvm-unit-tests PATCH v3 0/5] arm64: Change the default QEMU CPU type to "max"
 2025-03-31 13:54 UTC  (13+ messages)
` [kvm-unit-tests PATCH v3 1/5] configure: arm64: Don't display 'aarch64' as the default architecture
` [kvm-unit-tests PATCH v3 2/5] configure: arm/arm64: Display the correct default processor
` [kvm-unit-tests PATCH v3 3/5] arm64: Implement the ./configure --processor option
` [kvm-unit-tests PATCH v3 4/5] configure: Add --qemu-cpu option
` [kvm-unit-tests PATCH v3 5/5] arm64: Use -cpu max as the default for TCG

[RFC PATCH V3 00/43] rv64ilp32_abi: Build CONFIG_64BIT kernel-self with ILP32 ABI
 2025-03-27 21:06 UTC  (63+ messages)
` [RFC PATCH V3 01/43] rv64ilp32_abi: uapi: Reuse lp64 ABI interface
` [RFC PATCH V3 02/43] rv64ilp32_abi: riscv: Adapt Makefile and Kconfig
` [RFC PATCH V3 03/43] rv64ilp32_abi: riscv: Adapt ULL & UL definition
` [RFC PATCH V3 04/43] rv64ilp32_abi: riscv: Introduce xlen_t to adapt __riscv_xlen != BITS_PER_LONG
` [RFC PATCH V3 05/43] rv64ilp32_abi: riscv: crc32: Utilize 64-bit width to improve the performance
` [RFC PATCH V3 06/43] rv64ilp32_abi: riscv: csum: "
` [RFC PATCH V3 07/43] rv64ilp32_abi: riscv: arch_hweight: Adapt cpopw & cpop of zbb extension
` [RFC PATCH V3 08/43] rv64ilp32_abi: riscv: bitops: Adapt ctzw & clzw "
` [RFC PATCH V3 09/43] rv64ilp32_abi: riscv: Reuse LP64 SBI interface
` [RFC PATCH V3 10/43] rv64ilp32_abi: riscv: Update SATP.MODE.ASID width
` [RFC PATCH V3 11/43] rv64ilp32_abi: riscv: Introduce PTR_L and PTR_S
` [RFC PATCH V3 12/43] rv64ilp32_abi: riscv: Introduce cmpxchg_double
` [RFC PATCH V3 13/43] rv64ilp32_abi: riscv: Correct stackframe layout
` [RFC PATCH V3 14/43] rv64ilp32_abi: riscv: Adapt kernel module code
` [RFC PATCH V3 15/43] rv64ilp32_abi: riscv: mm: Adapt MMU_SV39 for 2GiB address space
` [RFC PATCH V3 16/43] rv64ilp32_abi: riscv: Support physical addresses >= 0x80000000
` [RFC PATCH V3 17/43] rv64ilp32_abi: riscv: Adapt kasan memory layout
` [RFC PATCH V3 18/43] rv64ilp32_abi: riscv: kvm: Initial support
` [RFC PATCH V3 19/43] rv64ilp32_abi: irqchip: irq-riscv-intc: Use xlen_t instead of ulong
` [RFC PATCH V3 20/43] rv64ilp32_abi: drivers/perf: Adapt xlen_t of sbiret
` [RFC PATCH V3 21/43] rv64ilp32_abi: asm-generic: Add custom BITS_PER_LONG definition
` [RFC PATCH V3 22/43] rv64ilp32_abi: bpf: Change KERN_ARENA_SZ to 256MiB
` [RFC PATCH V3 23/43] rv64ilp32_abi: compat: Correct compat_ulong_t cast
` [RFC PATCH V3 24/43] rv64ilp32_abi: compiler_types: Add "long long" into __native_word()
` [RFC PATCH V3 25/43] rv64ilp32_abi: exec: Adapt 64lp64 env and argv
` [RFC PATCH V3 26/43] rv64ilp32_abi: file_ref: Use 32-bit width for refcnt
` [RFC PATCH V3 27/43] rv64ilp32_abi: input: Adapt BITS_PER_LONG to dword
` [RFC PATCH V3 28/43] rv64ilp32_abi: iov_iter: Resize kvec to match iov_iter's size
` [RFC PATCH V3 29/43] rv64ilp32_abi: locking/atomic: Use BITS_PER_LONG for scripts
` [RFC PATCH V3 30/43] rv64ilp32_abi: kernel/smp: Disable CSD_LOCK_WAIT_DEBUG
` [RFC PATCH V3 31/43] rv64ilp32_abi: maple_tree: Use BITS_PER_LONG instead of CONFIG_64BIT
` [RFC PATCH V3 32/43] rv64ilp32_abi: mm: Remove _folio_nr_pages
` [RFC PATCH V3 33/43] rv64ilp32_abi: mm/auxvec: Adapt mm->saved_auxv[] to Elf64
` [RFC PATCH V3 34/43] rv64ilp32_abi: mm: Adapt vm_flags_t struct
` [RFC PATCH V3 35/43] rv64ilp32_abi: net: Use BITS_PER_LONG in struct dst_entry
` [RFC PATCH V3 36/43] rv64ilp32_abi: printf: Use BITS_PER_LONG instead of CONFIG_64BIT
` [RFC PATCH V3 37/43] rv64ilp32_abi: random: Adapt fast_pool struct
` [RFC PATCH V3 38/43] rv64ilp32_abi: syscall: Use CONFIG_64BIT instead of BITS_PER_LONG
` [RFC PATCH V3 39/43] rv64ilp32_abi: sysinfo: Adapt sysinfo structure to lp64 uapi
` [RFC PATCH V3 40/43] rv64ilp32_abi: tracepoint-defs: Using u64 for trace_print_flags.mask
` [RFC PATCH V3 41/43] rv64ilp32_abi: tty: Adapt ptr_to_compat
` [RFC PATCH V3 42/43] rv64ilp32_abi: memfd: Use vm_flag_t
` [RFC PATCH V3 43/43] riscv: Fixup address space overlay of print_mlk

[PATCH] riscv: Remove duplicate CLINT_TIMER selections
 2025-03-27  3:25 UTC 

[PATCH 0/7] KVM: x86: nVMX IRQ fix and VM teardown cleanups
 2025-03-27  3:24 UTC  (2+ messages)

[PATCH v2] riscv: KVM: Remove unnecessary vcpu kick
 2025-03-27  3:24 UTC  (2+ messages)

[GIT PULL] KVM/riscv fixes for 6.14 take #1
 2025-03-27  3:24 UTC  (2+ messages)

[PATCH] RISC-V: KVM: Teardown riscv specific bits after kvm_exit
 2025-03-27  1:55 UTC  (6+ messages)

[PATCH 0/3] RISC-V KVM selftests improvements
 2025-03-25  0:40 UTC  (4+ messages)
` [PATCH 1/3] KVM: riscv: selftests: Add stval to exception handling
` [PATCH 2/3] KVM: riscv: selftests: Decode stval to identify exact exception type
` [PATCH 3/3] KVM: riscv: selftests: Add vector extension tests

[kvm-unit-tests PATCH v2 0/5] arm64: Change the default QEMU CPU type to "max"
 2025-03-24 16:33 UTC  (21+ messages)
` [kvm-unit-tests PATCH v2 1/5] configure: arm64: Don't display 'aarch64' as the default architecture
` [kvm-unit-tests PATCH v2 2/5] configure: arm/arm64: Display the correct default processor
` [kvm-unit-tests PATCH v2 4/5] configure: Add --qemu-cpu option
` [kvm-unit-tests PATCH v2 5/5] arm64: Use -cpu max as the default for TCG

[PATCH v4 00/18] riscv: add SBI FWFT misaligned exception delegation support
 2025-03-24  8:40 UTC  (16+ messages)
` [PATCH v4 02/18] riscv: sbi: add new SBI error mappings
` [PATCH v4 03/18] riscv: sbi: add FWFT extension interface
` [PATCH v4 04/18] riscv: sbi: add SBI FWFT extension calls
` [PATCH v4 15/18] RISC-V: KVM: add SBI extension init()/deinit() functions
` [PATCH v4 16/18] RISC-V: KVM: add SBI extension reset callback
` [PATCH v4 17/18] RISC-V: KVM: add support for FWFT SBI extension

[kvm-unit-tests PATCH] riscv: sbi: Add no target ipi test
 2025-03-22 10:49 UTC  (3+ messages)

[kvm-unit-tests PATCH 0/3] riscv: sbi: Ensure we can pass with any opensbi
 2025-03-22 10:47 UTC  (9+ messages)
` [kvm-unit-tests PATCH 1/3] lib/riscv: Also provide sbiret impl functions
` [kvm-unit-tests PATCH 2/3] riscv: sbi: Add kfail versions of sbiret_report functions
` [kvm-unit-tests PATCH 3/3] riscv: sbi: Use kfail for known opensbi failures

[kvm-unit-tests PATCH v11 0/8] riscv: add SBI SSE extension tests
 2025-03-22 10:46 UTC  (17+ messages)
` [kvm-unit-tests PATCH v11 3/8] riscv: Use asm-offsets to generate SBI_EXT_HSM values
` [kvm-unit-tests PATCH v11 4/8] lib: riscv: Add functions for version checking
` [kvm-unit-tests PATCH v11 5/8] lib: riscv: Add functions to get implementer ID and version
` [kvm-unit-tests PATCH v11 8/8] riscv: sbi: Add SSE extension tests

[GIT PULL] KVM/riscv changes for 6.15
 2025-03-20 16:54 UTC  (2+ messages)

[PATCH v2] RISC-V: KVM: Optimize comments in kvm_riscv_vcpu_isa_disable_allowed
 2025-03-20  6:16 UTC  (2+ messages)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).