From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bruce MaJia <bruce.majia@gmail.com>
Subject: Re: question on KVM run flow on Intel-VT
Date: Wed, 22 Apr 2009 22:55:48 +0800
Message-ID: <20090422145548.GA15051@LL.wrs.com>
References: <20090422125549.GA8186@LL> <20090422132411.GA10001@LL.wrs.com> <49EF2423.2070306@gmail.com>
Reply-To: Bruce MaJia <bruce.majia@gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Cc: kvm@vger.kernel.org
To: Gregory Haskins <gregory.haskins@gmail.com>
Return-path: <kvm-owner@vger.kernel.org>
Received: from wa-out-1112.google.com ([209.85.146.177]:33216 "EHLO
	wa-out-1112.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751219AbZDVO4B (ORCPT <rfc822;kvm@vger.kernel.org>);
	Wed, 22 Apr 2009 10:56:01 -0400
Received: by wa-out-1112.google.com with SMTP id j5so1720wah.21
        for <kvm@vger.kernel.org>; Wed, 22 Apr 2009 07:56:00 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <49EF2423.2070306@gmail.com>
Sender: kvm-owner@vger.kernel.org
List-ID: <kvm.vger.kernel.org>

Hi Greg,

On Wed, Apr 22, 2009 at 10:05:23AM -0400, Gregory Haskins wrote:
> Hi Bruce,
> 
> Bruce MaJia wrote:
> > On Wed, Apr 22, 2009 at 08:55:49PM +0800, MaJia wrote:
> >   
> >> Hi,
> >>
> >> I am learning kvm + Intel-VT nowadays. Since I am rookie on both kvm and
> >> Intel-VT, I got following questions about run flow of kvm on vmx.
> >>     
> 
> The Intel Software Developers Manual, Volume 3B, Chapter 21 is your
> friend :)
> 
> http://download.intel.com/design/processor/manuals/253669.pdf

Thanks for your response.

I actually take a quick glance at the Ch21 of Vol3B. I can found a list
in the chapter about 'xxx instruction will cause' vmexit and 'xxx will
cause vmexit if reg.xyz == abc' or 'xxx will not cause vmexit on
condition zzz'. But I could not find some clarification about:

? What is the cpu mode when vmexit occur.
? What is the behavior of cpu.
? Will it fetch next instruction from fixed phy addr?
? Or will it read next instruction from according vmcs?
? Or the cpu will just follow the standard process to handle
interrupt/exception?

Maybe I went too fast and miss some important information. Will you
speard a few words to guide me to correct point? Thanks in advance.

Bruce.

> 
> HTH,
> -Greg
> 
>