public inbox for kvm@vger.kernel.org
 help / color / mirror / Atom feed
From: Sheng Yang <sheng@linux.intel.com>
To: Gui Jianfeng <guijianfeng@cn.fujitsu.com>
Cc: Avi Kivity <avi@redhat.com>, mtosatti@redhat.com, kvm@vger.kernel.org
Subject: Re: [PATCH] KMV: VMX: consult IA32_VMX_EPT_VPID_CAP to determine EPT paging-structure memory type
Date: Mon, 22 Mar 2010 17:13:26 +0800	[thread overview]
Message-ID: <201003221713.26941.sheng@linux.intel.com> (raw)
In-Reply-To: <4BA73322.5020001@cn.fujitsu.com>

On Monday 22 March 2010 17:06:42 Gui Jianfeng wrote:
> According to SDM, we need to configure EPT paging-structure memory type
> by consulting IA32_VMX_EPT_VPID_CAP.
> 
> Signed-off-by: Gui Jianfeng <guijianfeng@cn.fujitsu.com>
> ---
>  arch/x86/include/asm/vmx.h |    2 ++
>  arch/x86/kvm/vmx.c         |   12 +++++++++---
>  2 files changed, 11 insertions(+), 3 deletions(-)
> 
> diff --git a/arch/x86/include/asm/vmx.h b/arch/x86/include/asm/vmx.h
> index fb9a080..1b33a60 100644
> --- a/arch/x86/include/asm/vmx.h
> +++ b/arch/x86/include/asm/vmx.h
> @@ -374,6 +374,8 @@ enum vmcs_field {
>  #define VMX_EPT_MT_EPTE_SHIFT			3
>  #define VMX_EPT_GAW_EPTP_SHIFT			3
>  #define VMX_EPT_DEFAULT_MT			0x6ull
> +#define VMX_EPT_MT_WRBACK			0x6ull
> +#define VMX_EPT_MT_UNCACHABLE			0x0ull
>  #define VMX_EPT_READABLE_MASK			0x1ull
>  #define VMX_EPT_WRITABLE_MASK			0x2ull
>  #define VMX_EPT_EXECUTABLE_MASK			0x4ull
> diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c
> index 06108f3..f971b9b 100644
> --- a/arch/x86/kvm/vmx.c
> +++ b/arch/x86/kvm/vmx.c
> @@ -1804,9 +1804,15 @@ static u64 construct_eptp(unsigned long root_hpa)
>  {
>  	u64 eptp;
> 
> -	/* TODO write the value reading from MSR */
> -	eptp = VMX_EPT_DEFAULT_MT |
> -		VMX_EPT_DEFAULT_GAW << VMX_EPT_GAW_EPTP_SHIFT;
> +	if (cpu_has_vmx_eptp_writeback())
> +		eptp = VMX_EPT_MT_WRBACK |
> +			VMX_EPT_DEFAULT_GAW << VMX_EPT_GAW_EPTP_SHIFT;

I prefer to ensure WB is supported and used as default. Otherwise it would be 
a big trouble for memory subsystem(to use UC for all memory). Both WB and UC 
EPT memory types are ensured to be support in hardware.

And you can remove VMX_EPT_DEFAULT_MT as well.

-- 
regards
Yang, Sheng

> +	else if (cpu_has_vmx_eptp_uncacheable())
> +		eptp = VMX_EPT_MT_UNCACHABLE |
> +			VMX_EPT_DEFAULT_GAW << VMX_EPT_GAW_EPTP_SHIFT;
> +	else
> +		BUG();
> +
>  	eptp |= (root_hpa & PAGE_MASK);
> 
>  	return eptp;
> 

  reply	other threads:[~2010-03-22  9:13 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2010-03-22  9:06 [PATCH] KMV: VMX: consult IA32_VMX_EPT_VPID_CAP to determine EPT paging-structure memory type Gui Jianfeng
2010-03-22  9:13 ` Sheng Yang [this message]
2010-03-23 10:19   ` Avi Kivity
2010-03-26  1:39     ` Gui Jianfeng

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=201003221713.26941.sheng@linux.intel.com \
    --to=sheng@linux.intel.com \
    --cc=avi@redhat.com \
    --cc=guijianfeng@cn.fujitsu.com \
    --cc=kvm@vger.kernel.org \
    --cc=mtosatti@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox