From mboxrd@z Thu Jan 1 00:00:00 1970 From: Joerg Roedel Subject: Re: [PATCH 0/5] perf support for amd guest/host-only bits v2 Date: Tue, 28 Jun 2011 18:10:00 +0200 Message-ID: <20110628161000.GF29299@8bytes.org> References: <1308317854-27398-1-git-send-email-joerg.roedel@amd.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Cc: Peter Zijlstra , Paul Mackerras , Ingo Molnar , Arnaldo Carvalho de Melo , linux-kernel@vger.kernel.org, kvm@vger.kernel.org To: Joerg Roedel Return-path: Content-Disposition: inline In-Reply-To: <1308317854-27398-1-git-send-email-joerg.roedel@amd.com> Sender: linux-kernel-owner@vger.kernel.org List-Id: kvm.vger.kernel.org On Fri, Jun 17, 2011 at 03:37:29PM +0200, Joerg Roedel wrote: > this is the second version of the patch-set to support the AMD > guest-/host only bits in the performance counter MSRs. Due to lack of > time I havn't looked into emulating support for this feature on Intel or > other architectures, but the other comments should be worked in. The > changes to v1 include: > > * Rebased patches to v3.0-rc3 > * Allow exclude_guest and exclude_host set at the same time > * Reworked event-parse logic for the new exclude-bits > * Only count guest-events per default from perf-kvm Hi Peter, Ingo, have you had a chance to look at this patch-set? Are any changes required? Regards, Joerg