From mboxrd@z Thu Jan 1 00:00:00 1970 From: Gleb Natapov Subject: Re: [PATCH v6 5/5] KVM : VMX: Use posted interrupt to deliver virtual interrupt Date: Wed, 20 Mar 2013 13:49:13 +0200 Message-ID: <20130320114913.GJ3889@redhat.com> References: <20130319122359.GW11223@redhat.com> <20130319132924.GA14157@redhat.com> <20130319145104.GA19292@redhat.com> <20130319151254.GB19292@redhat.com> <20130319151955.GC10096@amt.cnet> <20130319152738.GA10627@amt.cnet> <20130319161048.GG19292@redhat.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Cc: Marcelo Tosatti , "kvm@vger.kernel.org" , "Zhang, Xiantao" To: "Zhang, Yang Z" Return-path: Received: from mx1.redhat.com ([209.132.183.28]:3237 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751223Ab3CTLtP (ORCPT ); Wed, 20 Mar 2013 07:49:15 -0400 Content-Disposition: inline In-Reply-To: Sender: kvm-owner@vger.kernel.org List-ID: On Wed, Mar 20, 2013 at 11:47:49AM +0000, Zhang, Yang Z wrote: > Gleb Natapov wrote on 2013-03-20: > > On Tue, Mar 19, 2013 at 12:27:38PM -0300, Marcelo Tosatti wrote: > >> On Tue, Mar 19, 2013 at 12:19:55PM -0300, Marcelo Tosatti wrote: > >>> See the previous argument: should never enter guest mode with PIR ON bit > >>> set. With logic above: > >>> > >>> context1 context2 context3 > >>> set_bit(PIR-1) > >>> r = pi_test_and_set_on() set_bit(PIR-40) > >>> set_bit(KVM_REQ_EVENT) > >>> if (kvm_check_request(KVM_REQ_EVENT) > >>> if (test_and_clear_bit(on)) > >>> kvm_apic_update_irr() r = > > pi_test_and_set_on() > >>> > >>> guest entry with PIR ON=1 > >>> > >>> > >>> Thats the reason for unconditional clearing on guest entry: it is easy > >>> to verify its correct. I understand and agree the callback (and VMWRITE) > >>> is not nice. > >> > >> Re: KVM_REQ_EVENT setting after set_bit(KVM_REQ_EVENT) assures no guest > >> entry with PIR ON=1. > >> > >> Might be, would have to verify. Its trickier though. Maybe add a FIXME: > >> to the callback and remove it later. > > We have time still. RTC series is not ready yet. I'll think hard and try > > to poke holes in the logic in this patch and you do the same for what I > > propose. > Any thought? As far as I see, the two solutions are ok. It's hard to say which is better. But clear ON bit when sync_pir_irr should be more clear and close to hardware's behavior. > Lets go with it unless we see why it will not work. -- Gleb.