From mboxrd@z Thu Jan 1 00:00:00 1970 From: Radim =?utf-8?B?S3LEjW3DocWZ?= Subject: Re: [PATCH] KVM: x86: nVMX: support for MSR loading/storing Date: Tue, 9 Dec 2014 22:59:08 +0100 Message-ID: <20141209215907.GA31084@potion.brq.redhat.com> References: <20141209211810.GA17879@gnote> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Cc: Paolo Bonzini , Bandan Das , kvm@vger.kernel.org, Jan Kiszka , Wincy Van To: Eugene Korenevsky Return-path: Received: from mx1.redhat.com ([209.132.183.28]:51089 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752441AbaLIV7N (ORCPT ); Tue, 9 Dec 2014 16:59:13 -0500 Content-Disposition: inline In-Reply-To: <20141209211810.GA17879@gnote> Sender: kvm-owner@vger.kernel.org List-ID: 2014-12-10 00:18+0300, Eugene Korenevsky: > +static bool vmx_load_msr_entry_verify(struct kvm_vcpu *vcpu, > + struct vmx_msr_entry *e) [...] > + /* x2APIC MSR accesses are not allowed */ > + if (apic_x2apic_mode(vcpu->arch.apic) && (e->index >> 24) == 0x800) > + return false; GCC doesn't warn that "((u32)e->index >> 24) == 0x800" is always false? I think SDM says '(e->index >> 8) == 0x8'.