From: "Clément Léger" <cleger@rivosinc.com>
To: kvm@vger.kernel.org, kvm-riscv@lists.infradead.org
Cc: "Clément Léger" <cleger@rivosinc.com>,
"Andrew Jones" <ajones@ventanamicro.com>,
"Anup Patel" <apatel@ventanamicro.com>,
"Atish Patra" <atishp@rivosinc.com>
Subject: [kvm-unit-tests PATCH v3 0/4] riscv: add SBI SSE extension tests
Date: Mon, 25 Nov 2024 12:54:44 +0100 [thread overview]
Message-ID: <20241125115452.1255745-1-cleger@rivosinc.com> (raw)
This series adds an individual test for SBI SSE extension as well as
needed infrastructure for SSE support.
---
V3:
- Add -deps variable for test specific dependencies
- Fix formatting errors/typo in sbi.h
- Add missing double trap event
- Alphabetize sbi-sse.c includes
- Fix a6 content after unmasking event
- Add SSE HART_MASK/UNMASK test
- Use mv instead of move
- move sbi_check_sse() definition in sbi.c
- Remove sbi_sse test from unitests.cfg
V2:
- Rebased on origin/master and integrate it into sbi.c tests
Clément Léger (4):
riscv: Add "-deps" handling for tests
riscv: lib: Add SBI SSE extension definitions
riscv: lib: Add SSE assembly entry handling
riscv: sbi: Add SSE extension tests
riscv/Makefile | 9 +-
lib/riscv/asm/csr.h | 2 +
lib/riscv/asm/sbi.h | 83 ++++
lib/riscv/asm/sse.h | 16 +
lib/riscv/sse-entry.S | 100 ++++
lib/riscv/asm-offsets.c | 9 +
riscv/sbi-sse.c | 1043 +++++++++++++++++++++++++++++++++++++++
riscv/sbi.c | 3 +
8 files changed, 1262 insertions(+), 3 deletions(-)
create mode 100644 lib/riscv/asm/sse.h
create mode 100644 lib/riscv/sse-entry.S
create mode 100644 riscv/sbi-sse.c
--
2.45.2
next reply other threads:[~2024-11-25 11:55 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-11-25 11:54 Clément Léger [this message]
2024-11-25 11:54 ` [kvm-unit-tests PATCH v3 1/4] riscv: Add "-deps" handling for tests Clément Léger
2024-11-25 12:52 ` Andrew Jones
2024-11-25 11:54 ` [kvm-unit-tests PATCH v3 2/4] riscv: lib: Add SBI SSE extension definitions Clément Léger
2024-11-25 12:55 ` Andrew Jones
2024-11-25 11:54 ` [kvm-unit-tests PATCH v3 3/4] riscv: lib: Add SSE assembly entry handling Clément Léger
2024-11-25 13:50 ` Andrew Jones
2024-11-25 14:13 ` Clément Léger
2024-11-25 14:26 ` Andrew Jones
2024-11-25 14:41 ` Clément Léger
2024-11-25 11:54 ` [kvm-unit-tests PATCH v3 4/4] riscv: sbi: Add SSE extension tests Clément Léger
2024-11-25 13:53 ` Andrew Jones
2024-11-25 14:09 ` Clément Léger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241125115452.1255745-1-cleger@rivosinc.com \
--to=cleger@rivosinc.com \
--cc=ajones@ventanamicro.com \
--cc=apatel@ventanamicro.com \
--cc=atishp@rivosinc.com \
--cc=kvm-riscv@lists.infradead.org \
--cc=kvm@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox