From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.13]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EB962D3EDC; Fri, 11 Jul 2025 13:34:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.13 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752240868; cv=none; b=es9uUnU5RhPgo+gjE3ogrqvX6FnSuO/J5hQ2j79n4J0lI+i0jZDq9YYM+zrq1pcBJDM+2s9nccbng3uSOeLNHCR2wp750WRPxhQ7qMHZdG200KAFjF2InFpGe9k6zUcZlX1ekfIX2EaYnnevJka6bdKPjWSpKB/0Qn2qAiDexHQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752240868; c=relaxed/simple; bh=qnIerLvi46stKUnk5gflbo/vK61PUjka2jioVSkunM4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=TCsGeDrGuwgsho1MwUzjd/V9tWVG7uOm6bmRq9p3pxfFmt8nGuBvPAp/nMnwU/VdOPS/KDG8spuYzaf1YIrJ9fBS75PHJARVlI7bvNp3sCYOJuht68wbW+C8XWkVa/1u1wvFnvZ5XMotmOMZGrraDrd3R82d6AFQdoeCmLLyQMI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Bkre04gs; arc=none smtp.client-ip=198.175.65.13 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Bkre04gs" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1752240866; x=1783776866; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=qnIerLvi46stKUnk5gflbo/vK61PUjka2jioVSkunM4=; b=Bkre04gsUH4XE9Mu4buPAFti/fsu7rD0KozHKA8WNgwF+q+a5XrP4F/z GZaZlz7p5hMyqXjQvE3+LVT5xzRBxOOAudR9i94ChgFJt8XtzfBpp4eue X1GJgDKGR2Dv4ZEh0SyU7WhR89simfwSCKZoWrMNqv67Up3Vw85sJ4rXU 8gHZ95fpvh9Yrd/XALKdjoIxc6+y06HoTOWBVnawMdi5pgFJ2Ecf1d7qy auKYPOh6+yFg6d/Xqbt048hg+olgnOmWZ84xTONKLltwcfoheldVIp+sW 9ocA+O9NC/Lfa8NsZE+dKdlY3urZ4JILp6SY5+6sjr4E0l2+XaU+BiJTe A==; X-CSE-ConnectionGUID: v1Pqcq6rT4SGGesg8UUgoQ== X-CSE-MsgGUID: wbOrEtK5Tker3YMOcvDU/A== X-IronPort-AV: E=McAfee;i="6800,10657,11491"; a="65603401" X-IronPort-AV: E=Sophos;i="6.16,303,1744095600"; d="scan'208";a="65603401" Received: from fmviesa001.fm.intel.com ([10.60.135.141]) by orvoesa105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Jul 2025 06:34:26 -0700 X-CSE-ConnectionGUID: 6Ot5klANS9Slx1Ye+ArDBQ== X-CSE-MsgGUID: lNWrqatDQQC+Of9yj28mxQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.16,303,1744095600"; d="scan'208";a="187349226" Received: from lxy-clx-4s.sh.intel.com ([10.239.48.52]) by fmviesa001.fm.intel.com with ESMTP; 11 Jul 2025 06:34:22 -0700 From: Xiaoyao Li To: "Kirill A. Shutemov" , Dave Hansen , Sean Christopherson , Paolo Bonzini Cc: Thomas Gleixner , Ingo Molnar , Borislav Petkov , "H. Peter Anvin" , linux-coco@lists.linux.dev, kvm@vger.kernel.org, linux-kernel@vger.kernel.org, x86@kernel.org, Kai Huang , binbin.wu@linux.intel.com, yan.y.zhao@intel.com, reinette.chatre@intel.com, isaku.yamahata@intel.com, adrian.hunter@intel.com, tony.lindgren@intel.com, xiaoyao.li@intel.com, rick.p.edgecombe@intel.com Subject: [PATCH v2 1/3] x86/tdx: Fix the typo of TDX_ATTR_MIGRTABLE Date: Fri, 11 Jul 2025 21:26:18 +0800 Message-ID: <20250711132620.262334-2-xiaoyao.li@intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250711132620.262334-1-xiaoyao.li@intel.com> References: <20250711132620.262334-1-xiaoyao.li@intel.com> Precedence: bulk X-Mailing-List: kvm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Fix the typo from TDX_ATTR_MIGRTABLE to TDX_ATTR_MIGRATABLE. Since the names are stringified and printed out to dmesg in tdx_dump_attributes(), this correction will also fix the dmesg output. But not any kind of machine readable proc or anything like that. Reviewed-by: Kirill A. Shutemov Reviewed-by: Kai Huang Signed-off-by: Xiaoyao Li --- Changes in v2: - Add the impact of the change in the commit message. (provided by Rick) --- arch/x86/coco/tdx/debug.c | 2 +- arch/x86/include/asm/shared/tdx.h | 4 ++-- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/x86/coco/tdx/debug.c b/arch/x86/coco/tdx/debug.c index cef847c8bb67..28990c2ab0a1 100644 --- a/arch/x86/coco/tdx/debug.c +++ b/arch/x86/coco/tdx/debug.c @@ -17,7 +17,7 @@ static __initdata const char *tdx_attributes[] = { DEF_TDX_ATTR_NAME(ICSSD), DEF_TDX_ATTR_NAME(LASS), DEF_TDX_ATTR_NAME(SEPT_VE_DISABLE), - DEF_TDX_ATTR_NAME(MIGRTABLE), + DEF_TDX_ATTR_NAME(MIGRATABLE), DEF_TDX_ATTR_NAME(PKS), DEF_TDX_ATTR_NAME(KL), DEF_TDX_ATTR_NAME(TPA), diff --git a/arch/x86/include/asm/shared/tdx.h b/arch/x86/include/asm/shared/tdx.h index 8bc074c8d7c6..11f3cf30b1ac 100644 --- a/arch/x86/include/asm/shared/tdx.h +++ b/arch/x86/include/asm/shared/tdx.h @@ -35,8 +35,8 @@ #define TDX_ATTR_LASS BIT_ULL(TDX_ATTR_LASS_BIT) #define TDX_ATTR_SEPT_VE_DISABLE_BIT 28 #define TDX_ATTR_SEPT_VE_DISABLE BIT_ULL(TDX_ATTR_SEPT_VE_DISABLE_BIT) -#define TDX_ATTR_MIGRTABLE_BIT 29 -#define TDX_ATTR_MIGRTABLE BIT_ULL(TDX_ATTR_MIGRTABLE_BIT) +#define TDX_ATTR_MIGRATABLE_BIT 29 +#define TDX_ATTR_MIGRATABLE BIT_ULL(TDX_ATTR_MIGRATABLE_BIT) #define TDX_ATTR_PKS_BIT 30 #define TDX_ATTR_PKS BIT_ULL(TDX_ATTR_PKS_BIT) #define TDX_ATTR_KL_BIT 31 -- 2.43.0