From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-il1-f179.google.com (mail-il1-f179.google.com [209.85.166.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2F45274B3D for ; Mon, 18 Aug 2025 20:49:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.179 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755550162; cv=none; b=JVHcAPT5w+wksFfbWdcZIoXGEghLnLynAkhrAW/vTTAT+Yt/mbsxwofRQ4hUB3gUGL33scK5iJrcAad9IL7+hBtxtixh1fpxwk9f/3QSKMZ5Iw9RtYrUKRenE2l4eDuSqZN4YDSfH1QU2xevKazR0zhYjaWiq09im6Sb8As7Ivs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755550162; c=relaxed/simple; bh=r/tlFuEp24RY7LW1HU003dO2ILYoTGwJZsLmDtFGX/0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=K9gDusc7aWEK9rBGDSpyHmQXyo2S/oDFS/EM89DiYsCxmLkS1a+dANEK7hYs+6deKdtU+iWp/AliXp28ce0PWvVSPJB6cJ1ihe7NKUQYUs8CjzMILjMpVoTJXQFLIBvfly1wwXGE4JEXeKCmtpdukV8mNV8i2r0cLl8rhN0xMzw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=gKq9Pmf6; arc=none smtp.client-ip=209.85.166.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="gKq9Pmf6" Received: by mail-il1-f179.google.com with SMTP id e9e14a558f8ab-3e671afa78bso6850765ab.1 for ; Mon, 18 Aug 2025 13:49:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1755550160; x=1756154960; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=yTx0AGgPrDbS3KcN6ga5NW90Vwf9DBfaoRIUpUUDTXY=; b=gKq9Pmf6bc026odWyjA8oa2uHAwlkeuX8nz8Vc5gX71wfDlBxMCicnWGl24Os8raWA C8e3H77OQyY9VMrP6OSYX1sYsQOpySph0Ire4kdjx6PhSImZBmZGKT2g0X5hPM8FtDB2 sHxBvyV6luwDJwuYiMejeBe4POxSngVIS+8+tz3JFgeYu4ZLmgGR2AzVf2KkEx0OKKkg u1HG7NvsPegxs+9duAXZuSIbi1OqEE25xFI/HgumMMMNkT7/JByDZBvVLLBPy7BsV6Tp t/y+AJ//4E6MVXJuyBUDIvdCaWDmMZaACyoqtDj4D+qhZlS1p3EF2aMNCaeUKunId+lZ ZvhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755550160; x=1756154960; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=yTx0AGgPrDbS3KcN6ga5NW90Vwf9DBfaoRIUpUUDTXY=; b=HfOeFgnmb6L1E32sxhTVOrGNEFUgtBy10ErBYtperwylrQz8znF1c270hiwOHA+qaP H1GcOA/zBaiBMgWKe4GzKL2zAInE3LJUQyIm/w/cZhyD8GbR/8O+umKJ5QKsfs/UzcHr FVcpICK71c2GUmSEXQ07Q3Up7yhNN77D4RI5JaSQqrJ2fVr9WIxAOElD3zpW6c8yBWOt EfpUeLGiRpb82IbKR+hhfD8NV910cXiIPZikYFxbpsrmHE74m6Y3qU1YkWYwD88N12/H FWe9jXdNcFOMg8Kv75k1poCaTMxv2WdQbX5mNbTPBiMstVijft+AaUPPCzT3NJSC8EtM btoQ== X-Gm-Message-State: AOJu0YwDhAGmxIHbCEqM6kaVyETBV241zvt/KDhB7phIrjvm9KvIsQgp TwagvGplPO6RvjEaJWu/I03ZtnOOey9FKSDZ82Vz99nZsfm2SaycRpOdy5USK8+KxRg= X-Gm-Gg: ASbGncsTB8WvwO+hROI5XU3e7oZCZaIe+KCIMRsgELdcEhT1C/hVRWxK6yNcBCnnSrS HUxo0z9PBuvQMqs+UqO1PSImtkcXSnjCwyoI5DIHBVWCAlnY48M5KD7BK+rp4eFtLAN9x/ywR2J JZfUoN9MFqBwA0er77i0vM8mmcuA/NtRMol77DRjLuYtedVuLWpMXsXv827GEiwukwIilj5lKrA 8Fs0yPcQ525qYvVeElpVdrxpW7V3saKxMnZc+Zv3v0m/HgXoOh4wj8K160VLpZTRbubU6wpMM+N jTOvIZrt8w1Ed/W7B3hDCOGP2F7GewNOWy7RsW+/2PcXUs6nEbWSZXDUJq9n5Z+gXA9Yf0K2/sR Pto7/Xcwr874vyEKWjUlR10QxktCKGsPdJn4= X-Google-Smtp-Source: AGHT+IHxcwWqm3fjBflzgEs6NvcilbQYpbaH0XAlN7Sox/42b5vyAZqiL/BamV9P4rahkCtx7tHI7Q== X-Received: by 2002:a05:6e02:18ce:b0:3e5:6696:202d with SMTP id e9e14a558f8ab-3e67665caeemr2588935ab.20.1755550159855; Mon, 18 Aug 2025 13:49:19 -0700 (PDT) Received: from localhost ([140.82.166.162]) by smtp.gmail.com with ESMTPSA id 8926c6da1cb9f-50c949f68eesm2778428173.77.2025.08.18.13.49.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 13:49:19 -0700 (PDT) Date: Mon, 18 Aug 2025 15:49:18 -0500 From: Andrew Jones To: dayss1224@gmail.com Cc: kvm@vger.kernel.org, linux-kselftest@vger.kernel.org, linux-kernel@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, Paolo Bonzini , Shuah Khan , Anup Patel , Atish Patra , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Mathieu Desnoyers , Peter Zijlstra , "Paul E. McKenney" , Boqun Feng , Quan Zhou Subject: Re: [PATCH v2 2/3] KVM: riscv: selftests: Use the existing RISCV_FENCE macro in `rseq-riscv.h` Message-ID: <20250818-617bdc4613bfa02c291a6b47@orel> References: <7de4aedb44be3166a6568c28da70c0d2d4850571.1754308799.git.dayss1224@gmail.com> Precedence: bulk X-Mailing-List: kvm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <7de4aedb44be3166a6568c28da70c0d2d4850571.1754308799.git.dayss1224@gmail.com> On Thu, Aug 07, 2025 at 10:59:29PM +0800, dayss1224@gmail.com wrote: > From: Quan Zhou > > To avoid redefinition issues with RISCV_FENCE, > directly reference the existing macro in `rseq-riscv.h`. > > Signed-off-by: Quan Zhou > Signed-off-by: Dong Yang > --- > tools/testing/selftests/rseq/rseq-riscv.h | 3 +-- > 1 file changed, 1 insertion(+), 2 deletions(-) > > diff --git a/tools/testing/selftests/rseq/rseq-riscv.h b/tools/testing/selftests/rseq/rseq-riscv.h > index 67d544aaa..06c840e81 100644 > --- a/tools/testing/selftests/rseq/rseq-riscv.h > +++ b/tools/testing/selftests/rseq/rseq-riscv.h > @@ -8,6 +8,7 @@ > * exception when executed in all modes. > */ > #include > +#include > > #if defined(__BYTE_ORDER) ? (__BYTE_ORDER == __LITTLE_ENDIAN) : defined(__LITTLE_ENDIAN) > #define RSEQ_SIG 0xf1401073 /* csrr mhartid, x0 */ > @@ -24,8 +25,6 @@ > #define REG_L __REG_SEL("ld ", "lw ") > #define REG_S __REG_SEL("sd ", "sw ") > > -#define RISCV_FENCE(p, s) \ > - __asm__ __volatile__ ("fence " #p "," #s : : : "memory") > #define rseq_smp_mb() RISCV_FENCE(rw, rw) > #define rseq_smp_rmb() RISCV_FENCE(r, r) > #define rseq_smp_wmb() RISCV_FENCE(w, w) > -- > 2.34.1 > Reviewed-by: Andrew Jones