[PATCH v5 00/14] Nested EPT

Gleb Natapov
2013-07-31T14:49:07Z

Here is another version of nested EPT patch series. All comments given to v4
are, hopefully, addressed.

Gleb Natapov (2):
nEPT: make guest's A/D bits depends on guest's paging mode
nEPT: Support shadow paging for guest paging without A/D bits

Nadav Har'El (10):
nEPT: Support LOAD_IA32_EFER entry/exit controls for L1
nEPT: Fix cr3 handling in nested exit and entry
nEPT: Fix wrong test in kvm_set_cr3
nEPT: Move common code to paging_tmpl.h
nEPT: Add EPT tables support to paging_tmpl.h
nEPT: Nested INVEPT
nEPT: MMU context for nested EPT
nEPT: Advertise EPT to L1
nEPT: Some additional comments
nEPT: Miscelleneous cleanups

Yang Zhang (2):
nEPT: Redefine EPT-specific link_shadow_page()
nEPT: Add nEPT violation/misconfigration support

arch/x86/include/asm/kvm_host.h | 4 +
arch/x86/include/asm/vmx.h | 2 +
arch/x86/include/uapi/asm/vmx.h | 1 +
arch/x86/kvm/mmu.c | 134 +++++++++++++-----------
arch/x86/kvm/mmu.h | 2 +
arch/x86/kvm/paging_tmpl.h | 177 ++++++++++++++++++++++++++++----
arch/x86/kvm/vmx.c | 213 ++++++++++++++++++++++++++++++++++++---
arch/x86/kvm/x86.c | 11 --
8 files changed, 440 insertions(+), 104 deletions(-)

--
1.7.10.4