public inbox for kvm@vger.kernel.org
 help / color / mirror / Atom feed
From: Paolo Bonzini <pbonzini@redhat.com>
To: Anup Patel <anup@brainfault.org>
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
	Palmer Dabbelt <palmer@rivosinc.com>,
	Andrew Jones <ajones@ventanamicro.com>,
	Atish Patra <atishp@atishpatra.org>,
	Atish Patra <atishp@rivosinc.com>,
	"open list:KERNEL VIRTUAL MACHINE FOR RISC-V (KVM/riscv)"
	<kvm-riscv@lists.infradead.org>,
	KVM General <kvm@vger.kernel.org>,
	linux-riscv <linux-riscv@lists.infradead.org>
Subject: Re: [GIT PULL] KVM/riscv changes for 6.13
Date: Fri, 8 Nov 2024 18:15:19 +0100	[thread overview]
Message-ID: <626d3780-73bd-496b-9503-e09bfb293bb0@redhat.com> (raw)
In-Reply-To: <CAAhSdy1iTNc5QG34ceebMzA137-pNGzTva33VQ83j-yMoaw8Fg@mail.gmail.com>

On 11/8/24 12:37, Anup Patel wrote:
> Hi Paolo,
> 
> We have the following KVM RISC-V changes for 6.13:
> 1) Accelerate KVM RISC-V when running as a guest
> 2) Perf support to collect KVM guest statistics from host side
> 
> In addition, the pointer masking support (Ssnpm and
> Smnpm) for KVM guest is going through the RISC-V tree.
> 
> I also have Svade and Svadu support for host and guest
> in my queue which I will send in the second week of the
> merge window to avoid conflict with the RISC-V tree.
> 
> Please pull.

Pulled, thanks.

Paolo

> Regards,
> Anup
> 
> The following changes since commit 81983758430957d9a5cb3333fe324fd70cf63e7e:
> 
>    Linux 6.12-rc5 (2024-10-27 12:52:02 -1000)
> 
> are available in the Git repository at:
> 
>    https://github.com/kvm-riscv/linux.git tags/kvm-riscv-6.13-1
> 
> for you to fetch changes up to 332fa4a802b16ccb727199da685294f85f9880cb:
> 
>    riscv: kvm: Fix out-of-bounds array access (2024-11-05 13:27:32 +0530)
> 
> ----------------------------------------------------------------
> KVM/riscv changes for 6.13
> 
> - Accelerate KVM RISC-V when running as a guest
> - Perf support to collect KVM guest statistics from host side
> 
> ----------------------------------------------------------------
> Anup Patel (13):
>        RISC-V: KVM: Order the object files alphabetically
>        RISC-V: KVM: Save/restore HSTATUS in C source
>        RISC-V: KVM: Save/restore SCOUNTEREN in C source
>        RISC-V: KVM: Break down the __kvm_riscv_switch_to() into macros
>        RISC-V: KVM: Replace aia_set_hvictl() with aia_hvictl_value()
>        RISC-V: KVM: Don't setup SGEI for zero guest external interrupts
>        RISC-V: Add defines for the SBI nested acceleration extension
>        RISC-V: KVM: Add common nested acceleration support
>        RISC-V: KVM: Use nacl_csr_xyz() for accessing H-extension CSRs
>        RISC-V: KVM: Use nacl_csr_xyz() for accessing AIA CSRs
>        RISC-V: KVM: Use SBI sync SRET call when available
>        RISC-V: KVM: Save trap CSRs in kvm_riscv_vcpu_enter_exit()
>        RISC-V: KVM: Use NACL HFENCEs for KVM request based HFENCEs
> 
> Björn Töpel (1):
>        riscv: kvm: Fix out-of-bounds array access
> 
> Quan Zhou (2):
>        riscv: perf: add guest vs host distinction
>        riscv: KVM: add basic support for host vs guest profiling
> 
> Yong-Xuan Wang (1):
>        RISC-V: KVM: Fix APLIC in_clrip and clripnum write emulation
> 
>   arch/riscv/include/asm/kvm_host.h   |  10 ++
>   arch/riscv/include/asm/kvm_nacl.h   | 245 ++++++++++++++++++++++++++++++++++++
>   arch/riscv/include/asm/perf_event.h |   6 +
>   arch/riscv/include/asm/sbi.h        | 120 ++++++++++++++++++
>   arch/riscv/kernel/perf_callchain.c  |  38 ++++++
>   arch/riscv/kvm/Kconfig              |   1 +
>   arch/riscv/kvm/Makefile             |  27 ++--
>   arch/riscv/kvm/aia.c                | 114 +++++++++++------
>   arch/riscv/kvm/aia_aplic.c          |   3 +-
>   arch/riscv/kvm/main.c               |  63 +++++++++-
>   arch/riscv/kvm/mmu.c                |   4 +-
>   arch/riscv/kvm/nacl.c               | 152 ++++++++++++++++++++++
>   arch/riscv/kvm/tlb.c                |  57 ++++++---
>   arch/riscv/kvm/vcpu.c               | 191 +++++++++++++++++++++-------
>   arch/riscv/kvm/vcpu_sbi.c           |  11 +-
>   arch/riscv/kvm/vcpu_switch.S        | 137 ++++++++++++--------
>   arch/riscv/kvm/vcpu_timer.c         |  28 ++---
>   17 files changed, 1022 insertions(+), 185 deletions(-)
>   create mode 100644 arch/riscv/include/asm/kvm_nacl.h
>   create mode 100644 arch/riscv/kvm/nacl.c
> 


  reply	other threads:[~2024-11-08 17:15 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-11-08 11:37 [GIT PULL] KVM/riscv changes for 6.13 Anup Patel
2024-11-08 17:15 ` Paolo Bonzini [this message]
2024-12-11 22:32 ` patchwork-bot+linux-riscv
2024-12-11 22:49 ` patchwork-bot+linux-riscv

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=626d3780-73bd-496b-9503-e09bfb293bb0@redhat.com \
    --to=pbonzini@redhat.com \
    --cc=ajones@ventanamicro.com \
    --cc=anup@brainfault.org \
    --cc=atishp@atishpatra.org \
    --cc=atishp@rivosinc.com \
    --cc=kvm-riscv@lists.infradead.org \
    --cc=kvm@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=palmer@dabbelt.com \
    --cc=palmer@rivosinc.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox