From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 325ADC07545 for ; Tue, 24 Oct 2023 23:04:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344593AbjJXXEh (ORCPT ); Tue, 24 Oct 2023 19:04:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50742 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344515AbjJXXEg (ORCPT ); Tue, 24 Oct 2023 19:04:36 -0400 Received: from out-200.mta1.migadu.com (out-200.mta1.migadu.com [95.215.58.200]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 57A8E10C6 for ; Tue, 24 Oct 2023 16:04:34 -0700 (PDT) Date: Tue, 24 Oct 2023 23:04:27 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.dev; s=key1; t=1698188672; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=+i9nlbE8cuhzaIFBavKLVyMhmf7wc/8N7QLazfwuA5E=; b=ja8jpqTBFPm4QkYeWD+yG6eDinCH0szYgsImLTVghPo0lusSEbJrsVijn2vhsMhbt+LEPU XRkTTfYEPzcdjbqoKooBetpnsPxBFJ6nvuYt+ftX+i365En3CeIddLeruxcqgvB6hmRRwT PfGvKWD+cqptx9AToYaYIRd1A2wGJt4= X-Report-Abuse: Please report any abuse attempt to abuse@migadu.com and include these headers. From: Oliver Upton To: Marc Zyngier Cc: Miguel Luis , "kvmarm@lists.linux.dev" , "kvm@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , Eric Auger , James Morse , Suzuki K Poulose , Zenghui Yu Subject: Re: [PATCH 5/5] KVM: arm64: Handle AArch32 SPSR_{irq,abt,und,fiq} as RAZ/WI Message-ID: References: <20231023095444.1587322-1-maz@kernel.org> <20231023095444.1587322-6-maz@kernel.org> <7DD05DC0-164E-440F-BEB1-E5040C512008@oracle.com> <86jzrc3pbm.wl-maz@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-Migadu-Flow: FLOW_OUT Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org On Tue, Oct 24, 2023 at 10:41:57PM +0000, Oliver Upton wrote: > On Tue, Oct 24, 2023 at 06:25:33PM +0100, Marc Zyngier wrote: > > On Mon, 23 Oct 2023 19:55:10 +0100, Miguel Luis wrote: > > > Also, could you please explain what is happening at PSTATE.EL == EL1 > > > and if EL2Enabled() && HCR_EL2.NV == ‘1’ ? > > > > We directly take the trap and not forward it. This isn't exactly the > > letter of the architecture, but at the same time, treating these > > registers as RAZ/WI is the only valid implementation. I don't > > immediately see a problem with taking this shortcut. > > Ugh, that's annoying. The other EL2 views of AArch32 state UNDEF if EL1 > doesn't implement AArch32. It'd be nice to get a relaxation in the > architecture to allow an UNDEF here. Correction (I wasn't thinking): RES0 behavior should be invariant, much like the UNDEF behavior of the other AA32-specific registers. -- Thanks, Oliver