From: Shivansh Dhiman <shivansh.dhiman@amd.com>
To: Jim Mattson <jmattson@google.com>
Cc: <seanjc@google.com>, <pbonzini@redhat.com>, <tglx@linutronix.de>,
<mingo@redhat.com>, <peterz@infradead.org>, <acme@kernel.org>,
<kvm@vger.kernel.org>, <x86@kernel.org>, <yosry@kernel.org>,
<thomas.lendacky@amd.com>, <nikunj.dadhania@amd.com>,
<sandipan.das@amd.com>, Shivansh Dhiman <shivansh.dhiman@amd.com>
Subject: Re: [PATCH v2 01/12] KVM: SVM: Add VMCB fields for LBRv2 virtualization
Date: Sat, 24 Oct 2026 19:43:45 +0530 [thread overview]
Message-ID: <ac4d5a91-a3c9-4aba-92cf-5487dc264443@amd.com> (raw)
In-Reply-To: <CALMp9eTXz6vD9iUN0mXPjwbxK_ZnocL+BwS3qbphSUFXzmeiaw@mail.gmail.com>
On 20-10-26 03:39, Jim Mattson wrote:
> [You don't often get email from jmattson@google.com. Learn why this is important at https://aka.ms/LearnAboutSenderIdentification ]
>
> On Mon, Oct 19, 2026 at 2:06 PM Shivansh Dhiman <shivansh.dhiman@amd.com> wrote:
>>
>> From: Sandipan Das <sandipan.das@amd.com>
>>
>> Define the new VMCB fields that will be used to save and restore the
>> state of the following Last Branch Record Extension Version 2 (LbrExtV2)
>> related MSRs.
>> * Last Branch Stack Select (MSR 0xc000010e)
>> * Debug Extension Control (MSR 0xc000010f)
>> * LBRv2 Branch FROM (MSRs 0xc0010300..0xc001031e)
>> * LBRv2 Branch To (MSRs 0xc0010301..0xc001031f)
>>
>> Signed-off-by: Sandipan Das <sandipan.das@amd.com>
>> Signed-off-by: Shivansh Dhiman <shivansh.dhiman@amd.com>
>> ---
>> arch/x86/include/asm/svm.h | 14 +++++++++++---
>> 1 file changed, 11 insertions(+), 3 deletions(-)
>>
>> diff --git a/arch/x86/include/asm/svm.h b/arch/x86/include/asm/svm.h
>> index 83fd49b26a4b..d76844224745 100644
>> --- a/arch/x86/include/asm/svm.h
>> +++ b/arch/x86/include/asm/svm.h
>> @@ -372,8 +372,15 @@ struct vmcb_save_area {
>> u64 br_to;
>> u64 last_excp_from;
>> u64 last_excp_to;
>> - u8 reserved_0x298[72];
>> + u64 dbg_extn_cfg;
>> + u8 reserved_0x2a0[64];
>> u64 spec_ctrl; /* Guest version of SPEC_CTRL at 0x2E0 */
>> + u8 reserved_0x2e8[904];
>> + struct {
>> + u64 lbr_stack_from;
>> + u64 lbr_stack_to;
>> + } __packed lbr[16];
>
> Nit: instead of '16', can we hoist the definition of
> SVM_LBR_V2_STACK_SIZE from patch 3 and use that here?
That's a good idea. will do that in next version.
>
> Reviewed-by: Jim Mattson <jmattson@google.com>
Thanks for reviewing. :)
next prev parent reply other threads:[~2026-10-24 14:13 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-19 21:05 [PATCH v2 00/12] KVM: SVM: Add support for AMD LBR Extension v2 Shivansh Dhiman
2026-10-19 21:05 ` [PATCH v2 01/12] KVM: SVM: Add VMCB fields for LBRv2 virtualization Shivansh Dhiman
2026-10-19 22:09 ` Jim Mattson
2026-10-24 14:13 ` Shivansh Dhiman [this message]
2026-10-19 21:05 ` [PATCH v2 02/12] KVM: SVM: Add the LbrExtV2 CPUID feature bit Shivansh Dhiman
2026-10-19 22:15 ` Jim Mattson
2026-10-24 14:15 ` Shivansh Dhiman
2026-10-19 21:05 ` [PATCH v2 03/12] KVM: SVM: Emulate guest accesses to LBRv2 MSRs Shivansh Dhiman
2026-10-19 23:26 ` Jim Mattson
2026-10-19 21:05 ` [PATCH v2 04/12] KVM: SVM: Enable hardware-assisted LBRv2 virtualization Shivansh Dhiman
2026-10-19 21:33 ` sashiko-bot
2026-10-21 23:34 ` Jim Mattson
2026-10-19 21:05 ` [PATCH v2 05/12] KVM: x86: Add support for Live Migration Shivansh Dhiman
2026-10-21 23:42 ` Jim Mattson
2026-10-24 14:21 ` Shivansh Dhiman
2026-10-19 21:05 ` [PATCH v2 06/12] perf/x86: Expose the LBR stack depth via x86_pmu_capability Shivansh Dhiman
2026-10-21 23:44 ` Jim Mattson
2026-10-19 21:05 ` [PATCH v2 07/12] KVM: SVM: Advertise LbrExtV2 to userspace Shivansh Dhiman
2026-10-19 21:27 ` sashiko-bot
2026-10-21 23:49 ` Jim Mattson
2026-10-19 21:05 ` [PATCH v2 08/12] KVM: SVM: Support LBRv2 virtualization for SEV-ES guests Shivansh Dhiman
2026-10-21 23:53 ` Jim Mattson
2026-10-19 21:05 ` [PATCH v2 09/12] KVM: nSVM: Propagate LBRv2 state across nested transitions Shivansh Dhiman
2026-10-19 21:31 ` sashiko-bot
2026-10-19 21:05 ` [PATCH v2 10/12] KVM: nSVM: Pass through LBRv2 MSRs to L2 Shivansh Dhiman
2026-10-19 21:36 ` sashiko-bot
2026-10-19 21:05 ` [PATCH v2 11/12] KVM: SVM: Add LBR/PMC freeze support Shivansh Dhiman
2026-10-19 21:27 ` sashiko-bot
2026-10-19 21:05 ` [PATCH v2 12/12] KVM: x86: Use SCATTERED_F() for PERFMON_V2 Shivansh Dhiman
2026-10-21 23:56 ` Jim Mattson
2026-10-20 19:23 ` [PATCH v2 00/12] KVM: SVM: Add support for AMD LBR Extension v2 Jim Mattson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ac4d5a91-a3c9-4aba-92cf-5487dc264443@amd.com \
--to=shivansh.dhiman@amd.com \
--cc=acme@kernel.org \
--cc=jmattson@google.com \
--cc=kvm@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=nikunj.dadhania@amd.com \
--cc=pbonzini@redhat.com \
--cc=peterz@infradead.org \
--cc=sandipan.das@amd.com \
--cc=seanjc@google.com \
--cc=tglx@linutronix.de \
--cc=thomas.lendacky@amd.com \
--cc=x86@kernel.org \
--cc=yosry@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox