From: Zhao Liu <zhao1.liu@intel.com>
To: zhang_wei@open-hieco.net
Cc: qemu-devel@nongnu.org, kvm@vger.kernel.org,
"Michael S . Tsirkin" <mst@redhat.com>,
Paolo Bonzini <pbonzini@redhat.com>,
Marcelo Tosatti <mtosatti@redhat.com>,
Zhao Liu <zhao1.liu@intel.com>
Subject: Re: [PATCH v1 5/9] target/i386/kvm: Use AMD PMU MSR paths for Hygon
Date: Fri, 31 Jul 2026 13:55:19 +0800 [thread overview]
Message-ID: <amw4x/BFXEJMwbI9@intel.com> (raw)
In-Reply-To: <20260706055530.1752094-6-zhang_wei@open-hieco.net>
Hello Tina,
> diff --git a/target/i386/kvm/kvm.c b/target/i386/kvm/kvm.c
> index 8e2bfbbe1d..215e0c8f03 100644
> --- a/target/i386/kvm/kvm.c
> +++ b/target/i386/kvm/kvm.c
> @@ -2175,6 +2175,21 @@ static void kvm_init_pmu_info_amd(struct kvm_cpuid2 *cpuid, X86CPU *cpu)
> }
> }
>
> +/*
> + * KVM exposes the AMD PMU CPUID/MSR layout for Hygon guests, so QEMU must
> + * use the AMD PMU setup and MSR state paths for Hygon too.
> + */
> +static bool kvm_pmu_uses_amd_msrs(const CPUX86State *env)
> +{
> + return IS_AMD_CPU(env) || IS_HYGON_CPU(env);
> +}
> +
> +static bool host_cpu_uses_amd_pmu_msrs(const char *host_vendor)
> +{
> + return g_str_equal(host_vendor, CPUID_VENDOR_AMD) ||
> + g_str_equal(host_vendor, CPUID_VENDOR_HYGON);
> +}
>
> static bool is_host_compat_vendor(CPUX86State *env)
> {
> char host_vendor[CPUID_VENDOR_SZ + 1];
> @@ -2191,8 +2206,8 @@ static bool is_host_compat_vendor(CPUX86State *env)
> return true;
> }
>
> - return g_str_equal(host_vendor, CPUID_VENDOR_AMD) &&
> - IS_AMD_CPU(env);
> + return host_cpu_uses_amd_pmu_msrs(host_vendor) &&
> + kvm_pmu_uses_amd_msrs(env);
> }
It seems to be doing the same thing as the previous Intel & Zhaoxin
compatibility check.
To unify similar checks, how about we abstract them into the "PMU vendor
family"?
For example,
typedef enum {
X86_PMU_VENDOR_UNKNOWN,
X86_PMU_VENDOR_INTEL,
X86_PMU_VENDOR_AMD,
} X86PMUVendor;
static X86PMUVendor x86_cpu_pmu_vendor(const CPUX86State *env)
{
if (IS_INTEL_CPU(env) || IS_ZHAOXIN_CPU(env)) {
return X86_PMU_VENDOR_INTEL;
}
if (IS_AMD_CPU(env) || IS_HYGON_CPU(env)) {
return X86_PMU_VENDOR_AMD;
}
return X86_PMU_VENDOR_UNKNOWN;
}
static X86PMUVendor x86_host_pmu_vendor(void)
{
char host_vendor[CPUID_VENDOR_SZ + 1];
host_cpu_vendor_fms(host_vendor, NULL, NULL, NULL);
if (g_str_equal(host_vendor, CPUID_VENDOR_INTEL) ||
g_str_equal(host_vendor, CPUID_VENDOR_ZHAOXIN1) ||
g_str_equal(host_vendor, CPUID_VENDOR_ZHAOXIN2)) {
return X86_PMU_VENDOR_INTEL;
}
if (g_str_equal(host_vendor, CPUID_VENDOR_AMD) ||
g_str_equal(host_vendor, CPUID_VENDOR_HYGON)) {
return X86_PMU_VENDOR_AMD;
}
return X86_PMU_VENDOR_UNKNOWN;
}
/*
* The guest vPMU can be virtualized only when the host and guest's PMU
* architectures are compatible.
*/
static bool is_host_compat_vendor(CPUX86State *env)
{
X86PMUVendor guest = x86_cpu_pmu_vendor(env);
return guest != X86_PMU_VENDOR_UNKNOWN && guest == x86_host_pmu_vendor();
}
> static void kvm_init_pmu_info(struct kvm_cpuid2 *cpuid, X86CPU *cpu)
> @@ -2222,7 +2237,7 @@ static void kvm_init_pmu_info(struct kvm_cpuid2 *cpuid, X86CPU *cpu)
>
> if (IS_INTEL_CPU(env) || IS_ZHAOXIN_CPU(env)) {
> kvm_init_pmu_info_intel(cpuid);
> - } else if (IS_AMD_CPU(env)) {
> + } else if (kvm_pmu_uses_amd_msrs(env)) {
> kvm_init_pmu_info_amd(cpuid, cpu);
> }
> }
Then such CPU check can be replaced with:
switch (x86_cpu_pmu_vendor(env)) {
case X86_PMU_VENDOR_INTEL:
kvm_init_pmu_info_intel(cpuid);
break;
case X86_PMU_VENDOR_AMD:
kvm_init_pmu_info_amd(cpuid, cpu);
break;
default:
g_assert_not_reached();
}
The latter can also be replaced with "x86_cpu_pmu_vendor(env) ==
X86_PMU_VENDOR_AMD" instead of the "kvm_pmu_uses_amd_msrs(env)" you're
currently using.
What do you think?
Regards,
Zhao
next prev parent reply other threads:[~2026-07-31 5:55 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-06 5:55 [PATCH v1 0/9] target/i386: Fix Hygon vendor-specific CPU behavior zhang_wei
2026-07-06 5:55 ` [PATCH v1 1/9] target/i386: Sync AMD CPUID aliases for Hygon zhang_wei
2026-07-31 7:02 ` Zhao Liu
2026-07-31 7:50 ` Tina Zhang
2026-07-06 5:55 ` [PATCH v1 2/9] target/i386: Hide Intel cache CPUID leaves " zhang_wei
2026-07-31 7:03 ` Zhao Liu
2026-07-06 5:55 ` [PATCH v1 3/9] target/i386: Hide ARCH_CAPABILITIES " zhang_wei
2026-07-31 7:05 ` Zhao Liu
2026-07-06 5:55 ` [PATCH v1 4/9] target/i386/kvm: Use AMD MCE status encoding " zhang_wei
2026-07-31 7:06 ` Zhao Liu
2026-07-31 7:21 ` Tina Zhang
2026-07-06 5:55 ` [PATCH v1 5/9] target/i386/kvm: Use AMD PMU MSR paths " zhang_wei
2026-07-31 5:55 ` Zhao Liu [this message]
2026-07-31 7:18 ` Tina Zhang
2026-07-06 5:55 ` [PATCH v1 6/9] target/i386: Do not broadcast injected MCEs " zhang_wei
2026-07-06 5:55 ` [PATCH v1 7/9] hw/i386: Apply AMD IOMMU HT GPA hole to Hygon zhang_wei
2026-07-06 5:55 ` [PATCH v1 8/9] target/i386: Use AMD legacy cache fallback for Hygon zhang_wei
2026-07-31 7:08 ` Zhao Liu
2026-07-06 5:55 ` [PATCH v1 9/9] target/i386: Use AMD ucode-rev default " zhang_wei
2026-07-22 12:10 ` [PATCH v1 0/9] target/i386: Fix Hygon vendor-specific CPU behavior Tina Zhang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=amw4x/BFXEJMwbI9@intel.com \
--to=zhao1.liu@intel.com \
--cc=kvm@vger.kernel.org \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=zhang_wei@open-hieco.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox