From mboxrd@z Thu Jan 1 00:00:00 1970
From: bugzilla-daemon@bugzilla.kernel.org
Subject: [Bug 117301] Could not insert kvm_intel on dual Xeon X5355
Date: Fri, 29 Apr 2016 13:30:56 +0000
Message-ID:
References:
Mime-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
To: kvm@vger.kernel.org
Return-path:
Received: from mail.kernel.org ([198.145.29.136]:52067 "EHLO mail.kernel.org"
rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
id S1752950AbcD2NbB (ORCPT );
Fri, 29 Apr 2016 09:31:01 -0400
Received: from mail.kernel.org (localhost [127.0.0.1])
by mail.kernel.org (Postfix) with ESMTP id 2EC8020225
for ; Fri, 29 Apr 2016 13:30:59 +0000 (UTC)
Received: from bugzilla2.web.kernel.org (bugzilla2.web.kernel.org [172.20.200.52])
by mail.kernel.org (Postfix) with ESMTP id 59FFF201DD
for ; Fri, 29 Apr 2016 13:30:57 +0000 (UTC)
In-Reply-To:
Sender: kvm-owner@vger.kernel.org
List-ID:
https://bugzilla.kernel.org/show_bug.cgi?id=117301
--- Comment #3 from piotr.pejas@gmail.com ---
Thank you for your attention to this matter.
I have latest BIOS. Unfortunately I can not find CHANGELOG so I don't know if
G0 steeping (SLAEG) is supported and does what is needed for proper
initialization.
DMI: Apple Computer, Inc. MacPro2,1/Mac-F4208DC8, BIOS
MP21.88Z.007F.B06.0707021348 07/02/07
I've got linux early microcode update to update both cpu's:
# dmesg | grep microcode
[ 0.000000] CPU0 microcode updated early to revision 0x6b, date = 2010-10-02
[ 0.056030] CPU1 microcode updated early to revision 0x6b, date = 2010-10-02
[ 0.068270] CPU2 microcode updated early to revision 0x6b, date = 2010-10-02
[ 0.081025] CPU3 microcode updated early to revision 0x6b, date = 2010-10-02
[ 0.093019] CPU4 microcode updated early to revision 0xbc, date = 2010-10-03
[ 0.170019] CPU5 microcode updated early to revision 0xbc, date = 2010-10-03
[ 0.187019] CPU6 microcode updated early to revision 0xbc, date = 2010-10-03
[ 0.204019] CPU7 microcode updated early to revision 0xbc, date = 2010-10-03
[ 0.710545] microcode: CPU0 sig=0x6f7, pf=0x40, revision=0x6b
[ 0.710555] microcode: CPU1 sig=0x6f7, pf=0x40, revision=0x6b
[ 0.710565] microcode: CPU2 sig=0x6f7, pf=0x40, revision=0x6b
[ 0.710577] microcode: CPU3 sig=0x6f7, pf=0x40, revision=0x6b
[ 0.710588] microcode: CPU4 sig=0x6fb, pf=0x40, revision=0xbc
[ 0.710600] microcode: CPU5 sig=0x6fb, pf=0x40, revision=0xbc
[ 0.710611] microcode: CPU6 sig=0x6fb, pf=0x40, revision=0xbc
[ 0.710623] microcode: CPU7 sig=0x6fb, pf=0x40, revision=0xbc
[ 0.710670] microcode: Microcode Update Driver: v2.00
, Peter Oruba
via intel-ucode.img https://wiki.archlinux.org/index.php/microcode
but problem persists:
[ 103.470656] kvm: CPU 0 feature inconsistency!
I will replace one CPU too match steeping of the second one, probably will go
with G0 those are easily available and quiet inexpensive.
Thank you.
PS
IMO we can close this bug
--
You are receiving this mail because:
You are watching the assignee of the bug.