[RFC PATCH 26/45] KVM: arm/arm64: vgic-new: Add GICv3 IDREGS register handler

Andre Przywara
2016-03-25T02:05:07Z

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
---
virt/kvm/arm/vgic/vgic_mmio.c | 24 ++++++++++++++++++++++++
1 file changed, 24 insertions(+)

diff --git a/virt/kvm/arm/vgic/vgic_mmio.c b/virt/kvm/arm/vgic/vgic_mmio.c
index 6d74b00..544ba31 100644
--- a/virt/kvm/arm/vgic/vgic_mmio.c
+++ b/virt/kvm/arm/vgic/vgic_mmio.c
@@ -744,6 +744,26 @@ static int vgic_mmio_write_v3r_pendbase(struct kvm_vcpu *vcpu,
/* TODO: implement */
return 0;
}
+
+static int vgic_mmio_read_v3_idregs(struct kvm_vcpu *vcpu,
+ struct kvm_io_device *this,
+ gpa_t addr, int len, void *val)
+{
+ struct vgic_io_device *iodev = container_of(this,
+ struct vgic_io_device, dev);
+ u32 regnr = (addr - iodev->base_addr);
+ u32 reg = 0;
+
+ switch (regnr + GICD_IDREGS) {
+ case GICD_PIDR2:
+ /* report a GICv3 compliant implementation */
+ reg = 0x3b;
+ break;
+ }
+
+ write_mask32(reg , addr & 3, len, val);
+ return 0;
+}
#endif

/*
@@ -817,6 +837,8 @@ struct vgic_register_region vgic_v3_dist_registers[] = {
vgic_mmio_read_config, vgic_mmio_write_config, 2),
REGISTER_DESC_WITH_BITS_PER_IRQ_SHARED(GICD_IGRPMODR,
vgic_mmio_read_raz, vgic_mmio_write_wi, 1),
+ REGISTER_DESC_WITH_LENGTH(GICD_IDREGS,
+ vgic_mmio_read_v3_idregs, vgic_mmio_write_wi, 48),
};

struct vgic_register_region vgic_v3_redist_registers[] = {
@@ -830,6 +852,8 @@ struct vgic_register_region vgic_v3_redist_registers[] = {
vgic_mmio_read_v3r_propbase, vgic_mmio_write_v3r_propbase, 8),
REGISTER_DESC_WITH_LENGTH(GICR_PENDBASER,
vgic_mmio_read_v3r_pendbase, vgic_mmio_write_v3r_pendbase, 8),
+ REGISTER_DESC_WITH_LENGTH(GICR_IDREGS,
+ vgic_mmio_read_v3_idregs, vgic_mmio_write_wi, 48),
};

struct vgic_register_region vgic_v3_private_registers[] = {
--
2.7.3