From: Majun <majun258@huawei.com>
To: linux-kernel@vger.kernel.org, marc.zyngier@arm.com,
linux-acpi@vger.kernel.org, robert.moore@intel.com,
lenb@kernel.org, lv.zheng@intel.com, rafael.j.wysocki@intel.com,
devel@acpica.org, mark.rutland@arm.com, robh+dt@kernel.org,
jason@lakedaemon.net
Cc: dingtianhong@huawei.com, guohanjun@huawei.com, majun258@huawei.com
Subject: [RFC PATCH 1/3]Binding: Add a new property string in ITS node to control the two-level route function
Date: Thu, 1 Dec 2016 15:45:58 +0800 [thread overview]
Message-ID: <1480578360-9268-2-git-send-email-majun258@huawei.com> (raw)
In-Reply-To: <1480578360-9268-1-git-send-email-majun258@huawei.com>
From: MaJun <majun258@huawei.com>
Add the two-level-route property in ITS node.
When this property string defined, two-level route(indirect) function
will be enabled in ITS driver, otherwise disable it.
Signed-off-by: MaJun <majun258@huawei.com>
---
Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt | 3 +++
1 file changed, 3 insertions(+)
diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
index 4c29cda..e9f4a9c 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
+++ b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
@@ -74,6 +74,8 @@ These nodes must have the following properties:
which will generate the MSI.
- reg: Specifies the base physical address and size of the ITS
registers.
+- two-level-route: This is an optional property which means enable the two level
+ route property when look up route table.
The main GIC node must contain the appropriate #address-cells,
#size-cells and ranges properties for the reg property of all ITS
@@ -97,6 +99,7 @@ Examples:
gic-its@2c200000 {
compatible = "arm,gic-v3-its";
+ two-level-route;
msi-controller;
#msi-cells = <1>;
reg = <0x0 0x2c200000 0 0x200000>;
--
1.7.12.4
next prev parent reply other threads:[~2016-12-01 7:46 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-12-01 7:45 [RFC PATCH 0/3] Add a new flag for ITS device to control indirect route Majun
2016-12-01 7:45 ` Majun [this message]
2016-12-01 7:45 ` [RFC PATCH 2/3] irqchip/gicv3-its: add a new flag to control indirect route in DT mode Majun
2016-12-01 7:46 ` [RFC PATCH 3/3]irqchip/gicv3-its: Add a new flag to control indirect route in ACPI mode Majun
2016-12-01 9:07 ` [RFC PATCH 0/3] Add a new flag for ITS device to control indirect route Marc Zyngier
2016-12-02 9:29 ` majun (Euler7)
2016-12-02 9:35 ` Marc Zyngier
2016-12-05 3:11 ` majun (Euler7)
2016-12-05 9:00 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1480578360-9268-2-git-send-email-majun258@huawei.com \
--to=majun258@huawei.com \
--cc=devel@acpica.org \
--cc=dingtianhong@huawei.com \
--cc=guohanjun@huawei.com \
--cc=jason@lakedaemon.net \
--cc=lenb@kernel.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lv.zheng@intel.com \
--cc=marc.zyngier@arm.com \
--cc=mark.rutland@arm.com \
--cc=rafael.j.wysocki@intel.com \
--cc=robert.moore@intel.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox