From: Will Deacon <will.deacon@arm.com>
To: John Garry <john.garry@huawei.com>
Cc: Robin Murphy <robin.murphy@arm.com>,
Shameer Kolothum <shameerali.kolothum.thodi@huawei.com>,
lorenzo.pieralisi@arm.com, mark.rutland@arm.com,
guohanjun@huawei.com, pabba@codeaurora.org,
vkilari@codeaurora.org, rruigrok@codeaurora.org,
linux-acpi@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linuxarm@huawei.com,
neil.m.leeder@gmail.com
Subject: Re: [PATCH v2 3/4] perf: add arm64 smmuv3 pmu driver
Date: Tue, 18 Sep 2018 12:47:18 +0100 [thread overview]
Message-ID: <20180918114718.GD16498@arm.com> (raw)
In-Reply-To: <a7481657-1551-8f3e-e679-8bfbee8f1ab4@huawei.com>
On Mon, Sep 17, 2018 at 06:10:05PM +0100, John Garry wrote:
>
> >>+
> >>+#define SMMU_EVENT_ATTR(_name, _id) \
> >>+ (&((struct perf_pmu_events_attr[]) { \
> >>+ { .attr = __ATTR(_name, 0444, smmu_pmu_event_show, NULL), \
> >>+ .id = _id, } \
> >>+ })[0].attr.attr)
> >>+
> >>+static struct attribute *smmu_pmu_events[] = {
> >>+ SMMU_EVENT_ATTR(cycles, SMMU_PMU_CYCLES),
> >>+ SMMU_EVENT_ATTR(transaction, SMMU_PMU_TRANSACTION),
> >>+ SMMU_EVENT_ATTR(tlb_miss, SMMU_PMU_TLB_MISS),
> >>+ SMMU_EVENT_ATTR(config_cache_miss, SMMU_PMU_CONFIG_CACHE_MISS),
> >>+ SMMU_EVENT_ATTR(trans_table_walk, SMMU_PMU_TRANS_TABLE_WALK),
> >>+ SMMU_EVENT_ATTR(config_struct_access,
> >>SMMU_PMU_CONFIG_STRUCT_ACCESS),
> >>+ SMMU_EVENT_ATTR(pcie_ats_trans_rq, SMMU_PMU_PCIE_ATS_TRANS_RQ),
> >>+ SMMU_EVENT_ATTR(pcie_ats_trans_passed,
> >>SMMU_PMU_PCIE_ATS_TRANS_PASSED),
> >>+ NULL
> >>+};
> >>+
> >>+static umode_t smmu_pmu_event_is_visible(struct kobject *kobj,
> >>+ struct attribute *attr, int unused)
> >>+{
> >>+ struct device *dev = kobj_to_dev(kobj);
> >>+ struct smmu_pmu *smmu_pmu = to_smmu_pmu(dev_get_drvdata(dev));
> >>+ struct perf_pmu_events_attr *pmu_attr;
> >>+
> >>+ pmu_attr = container_of(attr, struct perf_pmu_events_attr,
> >>attr.attr);
> >>+
> >>+ if (test_bit(pmu_attr->id, smmu_pmu->supported_events))
> >>+ return attr->mode;
> >>+
> >>+ return 0;
> >>+}
> >>+static struct attribute_group smmu_pmu_events_group = {
> >>+ .name = "events",
> >>+ .attrs = smmu_pmu_events,
> >>+ .is_visible = smmu_pmu_event_is_visible,
> >>+};
> >>+
> >>+/* Formats */
> >>+PMU_FORMAT_ATTR(event, "config:0-15");
> >>+PMU_FORMAT_ATTR(filter_stream_id, "config1:0-31");
> >>+PMU_FORMAT_ATTR(filter_span, "config1:32");
> >>+PMU_FORMAT_ATTR(filter_enable, "config1:33");
> >>+
> >>+static struct attribute *smmu_pmu_formats[] = {
> >>+ &format_attr_event.attr,
> >>+ &format_attr_filter_stream_id.attr,
> >>+ &format_attr_filter_span.attr,
> >>+ &format_attr_filter_enable.attr,
> >>+ NULL
> >>+};
> >>+
> >>+static struct attribute_group smmu_pmu_format_group = {
> >>+ .name = "format",
> >>+ .attrs = smmu_pmu_formats,
> >>+};
> >>+
> >>+static const struct attribute_group *smmu_pmu_attr_grps[] = {
> >>+ &smmu_pmu_cpumask_group,
> >>+ &smmu_pmu_events_group,
> >>+ &smmu_pmu_format_group,
> >>+ NULL,
> >>+};
> >>+
>
>
> Question: If we wanted to add proper named event support for the
> IMPLEMENTATION DEFINED events, how to add (if at all)?
>
> So currently the driver only supports the Architected events, which is fine.
> And we support raw events for the IMPLEMENTATION DEFINED events
> (0x80-0xFFFF).
>
> But to add named event support for the IMP DEF events, I assume we would
> want to do something similar to arm64 CPU PMU events - that is, common
> architected events in kernel pmu driver, and implementation defined events
> defined in perf tool. However I don't know if it's even feasible considering
> there does not seem to be a mandatory/standard PMCG ID register to detect
> the implementation.
I guess we'd need something from firmware to identify the SMMU/PMU
implementation, so that we could probe the driver correctly. Once we have
that, it seems like it's just a matter of exposing a different name to
userspace, like we do for the CPU PMU.
Will
next prev parent reply other threads:[~2018-09-18 11:47 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-24 11:45 [PATCH v2 0/4] arm64 SMMUv3 PMU driver with IORT support Shameer Kolothum
2018-07-24 11:45 ` [PATCH v2 1/4] acpi: arm64: add iort support for PMCG Shameer Kolothum
2018-09-07 15:36 ` Robin Murphy
2018-09-10 16:08 ` Shameerali Kolothum Thodi
2018-07-24 11:45 ` [PATCH v2 2/4] acpi: arm64: iort helper to find the associated smmu of pmcg node Shameer Kolothum
2018-09-07 15:42 ` Robin Murphy
2018-07-24 11:45 ` [PATCH v2 3/4] perf: add arm64 smmuv3 pmu driver Shameer Kolothum
2018-09-10 11:02 ` Robin Murphy
2018-09-10 16:37 ` Shameerali Kolothum Thodi
2018-09-11 10:24 ` Robin Murphy
2018-09-12 8:32 ` Shameerali Kolothum Thodi
2018-09-17 17:10 ` John Garry
2018-09-18 11:47 ` Will Deacon [this message]
2018-09-18 12:16 ` Robin Murphy
2018-09-18 13:15 ` John Garry
2018-07-24 11:45 ` [PATCH v2 4/4] perf/smmuv3: Add MSI irq support Shameer Kolothum
2018-09-10 11:14 ` Robin Murphy
2018-09-10 16:55 ` Shameerali Kolothum Thodi
2018-08-01 8:52 ` [PATCH v2 0/4] arm64 SMMUv3 PMU driver with IORT support Shameerali Kolothum Thodi
2018-08-01 10:20 ` Robin Murphy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180918114718.GD16498@arm.com \
--to=will.deacon@arm.com \
--cc=guohanjun@huawei.com \
--cc=john.garry@huawei.com \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=neil.m.leeder@gmail.com \
--cc=pabba@codeaurora.org \
--cc=robin.murphy@arm.com \
--cc=rruigrok@codeaurora.org \
--cc=shameerali.kolothum.thodi@huawei.com \
--cc=vkilari@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).