* [PATCH] ACPI: SPCR: Add support for DBG2 RISC-V SBI port subtype
@ 2025-09-10 9:41 cp0613
2025-09-11 2:17 ` Guo Ren
0 siblings, 1 reply; 2+ messages in thread
From: cp0613 @ 2025-09-10 9:41 UTC (permalink / raw)
To: rafael, lenb, guoren, jeeheng.sia; +Cc: linux-acpi, linux-kernel, Chen Pei
From: Chen Pei <cp0613@linux.alibaba.com>
The commit 4aca2bef90bd1296 ("ACPICA: Headers: Add RISC-V SBI Subtype
to DBG2") has added the definition of ACPI_DBG2_RISCV_SBI_CON.
This patch continues to implement its function so that the parameters
of uart can be configured correctly. Subsequent calls to setup_earlycon
to reuse the earlycon based on sbi.
Signed-off-by: Chen Pei <cp0613@linux.alibaba.com>
---
drivers/acpi/spcr.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/acpi/spcr.c b/drivers/acpi/spcr.c
index cd36a97b0ea2..208d6bbc65e0 100644
--- a/drivers/acpi/spcr.c
+++ b/drivers/acpi/spcr.c
@@ -141,6 +141,9 @@ int __init acpi_parse_spcr(bool enable_earlycon, bool enable_console)
case ACPI_DBG2_16550_NVIDIA:
uart = "uart";
break;
+ case ACPI_DBG2_RISCV_SBI_CON:
+ uart = "sbi";
+ break;
default:
err = -ENOENT;
goto done;
--
2.49.0
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH] ACPI: SPCR: Add support for DBG2 RISC-V SBI port subtype
2025-09-10 9:41 [PATCH] ACPI: SPCR: Add support for DBG2 RISC-V SBI port subtype cp0613
@ 2025-09-11 2:17 ` Guo Ren
0 siblings, 0 replies; 2+ messages in thread
From: Guo Ren @ 2025-09-11 2:17 UTC (permalink / raw)
To: cp0613; +Cc: rafael, lenb, jeeheng.sia, linux-acpi, linux-kernel
On Wed, Sep 10, 2025 at 5:42 PM <cp0613@linux.alibaba.com> wrote:
>
> From: Chen Pei <cp0613@linux.alibaba.com>
>
> The commit 4aca2bef90bd1296 ("ACPICA: Headers: Add RISC-V SBI Subtype
> to DBG2") has added the definition of ACPI_DBG2_RISCV_SBI_CON.
>
> This patch continues to implement its function so that the parameters
> of uart can be configured correctly. Subsequent calls to setup_earlycon
> to reuse the earlycon based on sbi.
>
> Signed-off-by: Chen Pei <cp0613@linux.alibaba.com>
> ---
> drivers/acpi/spcr.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/acpi/spcr.c b/drivers/acpi/spcr.c
> index cd36a97b0ea2..208d6bbc65e0 100644
> --- a/drivers/acpi/spcr.c
> +++ b/drivers/acpi/spcr.c
> @@ -141,6 +141,9 @@ int __init acpi_parse_spcr(bool enable_earlycon, bool enable_console)
> case ACPI_DBG2_16550_NVIDIA:
> uart = "uart";
> break;
> + case ACPI_DBG2_RISCV_SBI_CON:
> + uart = "sbi";
> + break;
Yes, SPCR lacks ACPI_DBG2_RISCV_SBI_CON, and ACPICA has adopted it.
So, it's time to add ACPI_DBG2_RISCV_SBI_CON support in spcr.c. It
would solve the UEFI + ACPI early debug problem.
LGTM!
Reviewed-by: Guo Ren (Alibaba Damo Academy) <guoren@kernel.org>
> default:
> err = -ENOENT;
> goto done;
> --
> 2.49.0
>
--
Best Regards
Guo Ren
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2025-09-11 2:18 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-09-10 9:41 [PATCH] ACPI: SPCR: Add support for DBG2 RISC-V SBI port subtype cp0613
2025-09-11 2:17 ` Guo Ren
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox