From: Jeremy Linton <jeremy.linton@arm.com>
To: Lukasz Luba <lukasz.luba@arm.com>
Cc: rafael@kernel.org, lenb@kernel.org, viresh.kumar@linaro.org,
robert.moore@intel.com, devel@acpica.org,
linux-acpi@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-pm@vger.kernel.org, vschneid@redhat.com,
Ionela Voinescu <ionela.voinescu@arm.com>,
Dietmar Eggemann <dietmar.eggemann@arm.com>
Subject: Re: [PATCH v2 1/1] ACPI: CPPC: Disable FIE if registers in PCC regions
Date: Wed, 10 Aug 2022 09:08:14 -0500 [thread overview]
Message-ID: <6f565c2d-e7cb-f5a2-0b38-995c9cd2deec@arm.com> (raw)
In-Reply-To: <3a5e7abd-9361-11ba-978d-8e8bae00ea31@arm.com>
Hi,
On 8/10/22 07:29, Lukasz Luba wrote:
> Hi Jeremy,
>
> +CC Valentin since he might be interested in this finding
> +CC Ionela, Dietmar
>
> I have a few comments for this patch.
>
>
> On 7/28/22 23:10, Jeremy Linton wrote:
>> PCC regions utilize a mailbox to set/retrieve register values used by
>> the CPPC code. This is fine as long as the operations are
>> infrequent. With the FIE code enabled though the overhead can range
>> from 2-11% of system CPU overhead (ex: as measured by top) on Arm
>> based machines.
>>
>> So, before enabling FIE assure none of the registers used by
>> cppc_get_perf_ctrs() are in the PCC region. Furthermore lets also
>> enable a module parameter which can also disable it at boot or module
>> reload.
>>
>> Signed-off-by: Jeremy Linton <jeremy.linton@arm.com>
>> ---
>> drivers/acpi/cppc_acpi.c | 41 ++++++++++++++++++++++++++++++++++
>> drivers/cpufreq/cppc_cpufreq.c | 19 ++++++++++++----
>> include/acpi/cppc_acpi.h | 5 +++++
>> 3 files changed, 61 insertions(+), 4 deletions(-)
>
>
> 1. You assume that all platforms would have this big overhead when
> they have the PCC regions for this purpose.
> Do we know which version of HW mailbox have been implemented
> and used that have this 2-11% overhead in a platform?
> Do also more recent MHU have such issues, so we could block
> them by default (like in your code)?
Well, the mailbox nature of PCC pretty much assures its "slow", relative
the alternative of providing an actual register. If a platform provides
direct access to say MHU registers, then of course they won't actually
be in a PCC region and the FIE will remain on.
>
> 2. I would prefer to simply change the default Kconfig value to 'n' for
> the ACPI_CPPC_CPUFREQ_FIE, instead of creating a runtime
> check code which disables it.
> We have probably introduce this overhead for older platforms with
> this commit:
The problem here is that these ACPI kernels are being shipped as single
images in distro's which expect them to run on a wide range of platforms
(including x86/amd in this case), and preform optimally on all of them.
So the 'n' option basically is saying that the latest FIE code doesn't
provide a befit anywhere?
>
> commit 4c38f2df71c8e33c0b64865992d693f5022eeaad
> Author: Viresh Kumar <viresh.kumar@linaro.org>
> Date: Tue Jun 23 15:49:40 2020 +0530
>
> cpufreq: CPPC: Add support for frequency invariance
>
>
>
> If the test server with this config enabled performs well
> in the stress-tests, then on production server the config may be
> set to 'y' (or 'm' and loaded).
>
> I would vote to not add extra code, which then after a while might be
> decided to bw extended because actually some HW is actually capable (so
> we could check in runtime and enable it). IMO this create an additional
> complexity in our diverse configuration/tunnable space in our code.
>
> When we don't compile-in this, we should fallback to old-style
> FIE, which has been used on these old platforms.
>
> BTW (I have to leave it here) the first-class solution for those servers
> is to implement AMU counters, so the overhead to retrieve this info is
> really low.
>
> Regards,
> Lukasz
next prev parent reply other threads:[~2022-08-10 14:09 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-28 22:10 [PATCH v2 0/1] Disable FIE on machines with slow counters Jeremy Linton
2022-07-28 22:10 ` [PATCH v2 1/1] ACPI: CPPC: Disable FIE if registers in PCC regions Jeremy Linton
2022-07-29 12:59 ` Punit Agrawal
2022-07-29 15:20 ` Jeremy Linton
2022-08-01 12:32 ` Punit Agrawal
2022-08-10 12:29 ` Lukasz Luba
2022-08-10 12:51 ` Ionela Voinescu
2022-08-10 13:56 ` Lukasz Luba
2022-08-10 17:43 ` Jeremy Linton
2022-08-10 14:08 ` Jeremy Linton [this message]
2022-08-10 14:32 ` Lukasz Luba
2022-08-10 18:04 ` Jeremy Linton
2022-08-11 7:29 ` Lukasz Luba
2022-08-10 14:30 ` Jeremy Linton
2022-08-10 14:37 ` Lukasz Luba
2022-08-10 15:32 ` Pierre Gondois
2022-08-11 7:45 ` Lukasz Luba
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6f565c2d-e7cb-f5a2-0b38-995c9cd2deec@arm.com \
--to=jeremy.linton@arm.com \
--cc=devel@acpica.org \
--cc=dietmar.eggemann@arm.com \
--cc=ionela.voinescu@arm.com \
--cc=lenb@kernel.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=lukasz.luba@arm.com \
--cc=rafael@kernel.org \
--cc=robert.moore@intel.com \
--cc=viresh.kumar@linaro.org \
--cc=vschneid@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox