From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1EFD4C3DA6E for ; Sat, 17 Dec 2022 18:07:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229469AbiLQSHt (ORCPT ); Sat, 17 Dec 2022 13:07:49 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33300 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229453AbiLQSHr (ORCPT ); Sat, 17 Dec 2022 13:07:47 -0500 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5809B13F19; Sat, 17 Dec 2022 10:07:46 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id E415060C25; Sat, 17 Dec 2022 18:07:45 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 4BCB6C433EF; Sat, 17 Dec 2022 18:07:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1671300465; bh=r1vakY8wqf9PRcMTFAgJTflUZDdGfaUl2V7LaQG1BqU=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=fxLdObvEuVNbXiP2+1gcqxI7vU5ecYfN60WTs0lQxCODJ83saLeyA6vLeEzb6Xw5f 9ygYEB4fuqLeYdtsjNtpT9avqJHd/ESvCwJkRsDl3xA5kDnqoCyQWZm1V9/3MJBgpt kbD/MapLDzprnpv9Jjh0UCUxOaG+/5s52yZMzRh82RJwuIUB1Z2ygs5bd1mVsbie8c AoWea74KVDkPQKSPXmx+Jvv4CqWfbYERjma7dOrHZXL9MvUoggOmM/jyyd3DxK/hA7 NGRBB+TwkjcOH+BpqRrYX6N32EHB6qbMUZl+6GMrDtxPAY9ivgNpMMtiwnvAI36JpT Jo418C5s6yl3A== Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org) by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.95) (envelope-from ) id 1p6bb5-00DJpQ-3U; Sat, 17 Dec 2022 18:07:43 +0000 Date: Sat, 17 Dec 2022 18:07:42 +0000 Message-ID: <86pmchq4y9.wl-maz@kernel.org> From: Marc Zyngier To: Sasha Levin Cc: linux-kernel@vger.kernel.org, stable@vger.kernel.org, Jianmin Lv , Huacai Chen , bhelgaas@google.com, rafael@kernel.org, linux-pci@vger.kernel.org, linux-acpi@vger.kernel.org Subject: Re: [PATCH AUTOSEL 6.0 11/16] ACPI / PCI: fix LPIC IRQ model default PCI IRQ polarity In-Reply-To: <20221217152821.98618-11-sashal@kernel.org> References: <20221217152821.98618-1-sashal@kernel.org> <20221217152821.98618-11-sashal@kernel.org> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/27.1 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO) MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII X-SA-Exim-Connect-IP: 185.219.108.64 X-SA-Exim-Rcpt-To: sashal@kernel.org, linux-kernel@vger.kernel.org, stable@vger.kernel.org, lvjianmin@loongson.cn, chenhuacai@loongson.cn, bhelgaas@google.com, rafael@kernel.org, linux-pci@vger.kernel.org, linux-acpi@vger.kernel.org X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Precedence: bulk List-ID: X-Mailing-List: linux-acpi@vger.kernel.org On Sat, 17 Dec 2022 15:28:14 +0000, Sasha Levin wrote: > > From: Jianmin Lv > > [ Upstream commit d0c50cc4b957b2cf6e43cec4998d212b5abe9220 ] > > On LoongArch based systems, the PCI devices (e.g. SATA controllers and > PCI-to-PCI bridge controllers) in Loongson chipsets output high-level > interrupt signal to the interrupt controller they are connected (see > Loongson 7A1000 Bridge User Manual v2.00, sec 5.3, "For the bridge chip, > AC97 DMA interrupts are edge triggered, gpio interrupts can be configured > to be level triggered or edge triggered as needed, and the rest of the > interrupts are level triggered and active high."), while the IRQs are > active low from the perspective of PCI (see Conventional PCI spec r3.0, > sec 2.2.6, "Interrupts on PCI are optional and defined as level sensitive, > asserted low."), which means that the interrupt output of PCI devices plugged > into PCI-to-PCI bridges of Loongson chipset will be also converted to high-level. > So high level triggered type is required to be passed to acpi_register_gsi() > when creating mappings for PCI devices. > > Signed-off-by: Jianmin Lv > Reviewed-by: Huacai Chen > Signed-off-by: Marc Zyngier > Link: https://lore.kernel.org/r/20221022075955.11726-2-lvjianmin@loongson.cn > Signed-off-by: Sasha Levin > --- > drivers/acpi/pci_irq.c | 6 ++++-- > 1 file changed, 4 insertions(+), 2 deletions(-) > > diff --git a/drivers/acpi/pci_irq.c b/drivers/acpi/pci_irq.c > index 08e15774fb9f..ff30ceca2203 100644 > --- a/drivers/acpi/pci_irq.c > +++ b/drivers/acpi/pci_irq.c > @@ -387,13 +387,15 @@ int acpi_pci_irq_enable(struct pci_dev *dev) > u8 pin; > int triggering = ACPI_LEVEL_SENSITIVE; > /* > - * On ARM systems with the GIC interrupt model, level interrupts > + * On ARM systems with the GIC interrupt model, or LoongArch > + * systems with the LPIC interrupt model, level interrupts > * are always polarity high by specification; PCI legacy > * IRQs lines are inverted before reaching the interrupt > * controller and must therefore be considered active high > * as default. > */ > - int polarity = acpi_irq_model == ACPI_IRQ_MODEL_GIC ? > + int polarity = acpi_irq_model == ACPI_IRQ_MODEL_GIC || > + acpi_irq_model == ACPI_IRQ_MODEL_LPIC ? > ACPI_ACTIVE_HIGH : ACPI_ACTIVE_LOW; > char *link = NULL; > char link_desc[16]; This is pointless on its own too, as it requires plenty of other changes, none of which are stable candidates. Please drop this as well as the v6.1 backport. Thanks, M. -- Without deviation from the norm, progress is not possible.