From: Dave Jiang <dave.jiang@intel.com>
To: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Cc: linux-cxl@vger.kernel.org, linux-acpi@vger.kernel.org,
rafael@kernel.org, bp@alien8.de, dan.j.williams@intel.com,
tony.luck@intel.com, dave@stgolabs.net,
alison.schofield@intel.com, ira.weiny@intel.com
Subject: Re: [PATCH 3/4] cxl: Add extended linear cache address alias emission for cxl events
Date: Tue, 7 Jan 2025 12:41:46 -0700 [thread overview]
Message-ID: <f3d1b01f-9ed8-4c56-9bb3-409b51b59291@intel.com> (raw)
In-Reply-To: <20241224121113.00007eec@huawei.com>
On 12/24/24 5:11 AM, Jonathan Cameron wrote:
> On Wed, 4 Dec 2024 15:46:48 -0700
> Dave Jiang <dave.jiang@intel.com> wrote:
>
>> Add the aliased address of extended linear cache when emitting event
>> trace for DRAM and general media of CXL events.
>>
>> Signed-off-by: Dave Jiang <dave.jiang@intel.com>
> I wonder if you want to future proof the hpa_alias for potential case
> of there being more than 1? hpa_alias0 or similar so that we can add
> more as needed?
Do you mean when emitting via the trace? Yeah I can change it to hpa_alias0 in the output string.
>
>
> Otherwise, looks like there is either a null point dereference or
> overly paranoid existing code. I haven't checked which but changes
> needed either way.
I'll move it under the if (cxlr) and also add a check for cxlr in the helper function.
DJ
>
> Jonathan
>
>> diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c
>> index 5175138c4fb7..4017b7afa78a 100644
>> --- a/drivers/cxl/core/mbox.c
>> +++ b/drivers/cxl/core/mbox.c
>> @@ -856,6 +856,24 @@ int cxl_enumerate_cmds(struct cxl_memdev_state *mds)
>> }
>> EXPORT_SYMBOL_NS_GPL(cxl_enumerate_cmds, CXL);
>>
>> +static u64 cxlr_hpa_cache_alias(struct cxl_region *cxlr, u64 hpa)
>> +{
>> + struct cxl_region_params *p = &cxlr->params;
>
> Bad idea to unconditionally dereference I think. See below.
>
>> + int nid;
>> +
>> + if (!p->cache_size)
>> + return ~0ULL;
>> +
>> + nid = cxl_region_nid(cxlr);
>> + if (nid == NUMA_NO_NODE)
>> + nid = 0;
>> +
>> + if (hpa >= p->res->start + p->cache_size)
>> + return hpa - p->cache_size;
>> +
>> + return hpa + p->cache_size;
>> +}
>> +
>> void cxl_event_trace_record(const struct cxl_memdev *cxlmd,
>> enum cxl_event_log_type type,
>> enum cxl_event_type event_type,
>> @@ -871,7 +889,7 @@ void cxl_event_trace_record(const struct cxl_memdev *cxlmd,
>> }
>>
>> if (trace_cxl_general_media_enabled() || trace_cxl_dram_enabled()) {
>> - u64 dpa, hpa = ULLONG_MAX;
>> + u64 dpa, hpa = ULLONG_MAX, hpa_alias;
>> struct cxl_region *cxlr;
>>
>> /*
>> @@ -887,11 +905,14 @@ void cxl_event_trace_record(const struct cxl_memdev *cxlmd,
>> if (cxlr)
>> hpa = cxl_dpa_to_hpa(cxlr, cxlmd, dpa);
>>
>> + hpa_alias = cxlr_hpa_cache_alias(cxlr, hpa);
>
> If there is no region, and hence no hpa does it make sense to call this?
> Particularly as first thing done in this is to dereference cxlr.
>
>
>> +
>> if (event_type == CXL_CPER_EVENT_GEN_MEDIA)
>> trace_cxl_general_media(cxlmd, type, cxlr, hpa,
>> - &evt->gen_media);
>> + hpa_alias, &evt->gen_media);
>> else if (event_type == CXL_CPER_EVENT_DRAM)
>> - trace_cxl_dram(cxlmd, type, cxlr, hpa, &evt->dram);
>> + trace_cxl_dram(cxlmd, type, cxlr, hpa, hpa_alias,
>> + &evt->dram);
>> }
>> }
>> EXPORT_SYMBOL_NS_GPL(cxl_event_trace_record, CXL);
>
next prev parent reply other threads:[~2025-01-07 19:41 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-04 22:46 [PATCH 0/4] acpi/hmat / cxl: Add exclusive caching enumeration and RAS support Dave Jiang
2024-12-04 22:46 ` [PATCH 1/4] acpi: numa: Add support to enumerate and store extended linear address mode Dave Jiang
2024-12-04 22:46 ` [PATCH 2/4] acpi/hmat / cxl: Add extended linear cache support for CXL Dave Jiang
2024-12-09 8:32 ` Li Ming
2024-12-09 16:24 ` Dave Jiang
2024-12-24 12:05 ` Jonathan Cameron
2025-01-07 17:24 ` Dave Jiang
2024-12-04 22:46 ` [PATCH 3/4] cxl: Add extended linear cache address alias emission for cxl events Dave Jiang
2024-12-24 12:11 ` Jonathan Cameron
2025-01-07 19:41 ` Dave Jiang [this message]
2025-01-10 14:59 ` Jonathan Cameron
2024-12-04 22:46 ` [PATCH 4/4] cxl: Add mce notifier to emit aliased address for extended linear cache Dave Jiang
2024-12-24 12:18 ` Jonathan Cameron
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f3d1b01f-9ed8-4c56-9bb3-409b51b59291@intel.com \
--to=dave.jiang@intel.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=alison.schofield@intel.com \
--cc=bp@alien8.de \
--cc=dan.j.williams@intel.com \
--cc=dave@stgolabs.net \
--cc=ira.weiny@intel.com \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-cxl@vger.kernel.org \
--cc=rafael@kernel.org \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox