From: Catalin Marinas <catalin.marinas@arm.com> To: Steve Capper <steve.capper@linaro.org> Cc: "linux-mm@kvack.org" <linux-mm@kvack.org>, "x86@kernel.org" <x86@kernel.org>, "linux-arch@vger.kernel.org" <linux-arch@vger.kernel.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, Michal Hocko <mhocko@suse.cz>, Ken Chen <kenchen@google.com>, Mel Gorman <mgorman@suse.de>, Will Deacon <Will.Deacon@arm.com>, "patches@linaro.org" <patches@linaro.org> Subject: Re: [RFC PATCH v2 08/11] ARM64: mm: Swap PTE_FILE and PTE_PROT_NONE bits. Date: Thu, 16 May 2013 15:58:48 +0100 [thread overview] Message-ID: <20130516145848.GE18308@arm.com> (raw) In-Reply-To: <1368006763-30774-9-git-send-email-steve.capper@linaro.org> On Wed, May 08, 2013 at 10:52:40AM +0100, Steve Capper wrote: > Under ARM64, PTEs can be broadly categorised as follows: > - Present and valid: Bit #0 is set. The PTE is valid and memory > access to the region may fault. > > - Present and invalid: Bit #0 is clear and bit #1 is set. > Represents present memory with PROT_NONE protection. The PTE > is an invalid entry, and the user fault handler will raise a > SIGSEGV. > > - Not present (file): Bits #0 and #1 are clear, bit #2 is set. > Memory represented has been paged out. The PTE is an invalid > entry, and the fault handler will try and re-populate the > memory where necessary. > > Huge PTEs are block descriptors that have bit #1 clear. If we wish > to represent PROT_NONE huge PTEs we then run into a problem as > there is no way to distinguish between regular and huge PTEs if we > set bit #1. > > As huge PTEs are always present, the meaning of bits #1 and #2 can > be swapped for invalid PTEs. This patch swaps the PTE_FILE and > PTE_PROT_NONE constants, allowing us to represent PROT_NONE huge > PTEs. I guess we'll never get a huge_(pte|pmd)_file() (but we can shift the file bits up anyway). > Signed-off-by: Steve Capper <steve.capper@linaro.org> Apart from the comments you already got: Acked-by: Catalin Marinas <catalin.marinas@arm.com> -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a>
WARNING: multiple messages have this Message-ID (diff)
From: Catalin Marinas <catalin.marinas@arm.com> To: Steve Capper <steve.capper@linaro.org> Cc: "linux-mm@kvack.org" <linux-mm@kvack.org>, "x86@kernel.org" <x86@kernel.org>, "linux-arch@vger.kernel.org" <linux-arch@vger.kernel.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, Michal Hocko <mhocko@suse.cz>, Ken Chen <kenchen@google.com>, Mel Gorman <mgorman@suse.de>, Will Deacon <Will.Deacon@arm.com>, "patches@linaro.org" <patches@linaro.org> Subject: Re: [RFC PATCH v2 08/11] ARM64: mm: Swap PTE_FILE and PTE_PROT_NONE bits. Date: Thu, 16 May 2013 15:58:48 +0100 [thread overview] Message-ID: <20130516145848.GE18308@arm.com> (raw) Message-ID: <20130516145848.r8UHujrVHp2JvAsmOAh5mxk0JErBBRdh83pRlV4K-5g@z> (raw) In-Reply-To: <1368006763-30774-9-git-send-email-steve.capper@linaro.org> On Wed, May 08, 2013 at 10:52:40AM +0100, Steve Capper wrote: > Under ARM64, PTEs can be broadly categorised as follows: > - Present and valid: Bit #0 is set. The PTE is valid and memory > access to the region may fault. > > - Present and invalid: Bit #0 is clear and bit #1 is set. > Represents present memory with PROT_NONE protection. The PTE > is an invalid entry, and the user fault handler will raise a > SIGSEGV. > > - Not present (file): Bits #0 and #1 are clear, bit #2 is set. > Memory represented has been paged out. The PTE is an invalid > entry, and the fault handler will try and re-populate the > memory where necessary. > > Huge PTEs are block descriptors that have bit #1 clear. If we wish > to represent PROT_NONE huge PTEs we then run into a problem as > there is no way to distinguish between regular and huge PTEs if we > set bit #1. > > As huge PTEs are always present, the meaning of bits #1 and #2 can > be swapped for invalid PTEs. This patch swaps the PTE_FILE and > PTE_PROT_NONE constants, allowing us to represent PROT_NONE huge > PTEs. I guess we'll never get a huge_(pte|pmd)_file() (but we can shift the file bits up anyway). > Signed-off-by: Steve Capper <steve.capper@linaro.org> Apart from the comments you already got: Acked-by: Catalin Marinas <catalin.marinas@arm.com>
next prev parent reply other threads:[~2013-05-16 14:58 UTC|newest] Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top 2013-05-08 9:52 [RFC PATCH v2 00/11] HugeTLB and THP support for ARM64 Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 01/11] mm: hugetlb: Copy huge_pmd_share from x86 to mm Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 02/11] x86: mm: Remove x86 version of huge_pmd_share Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 03/11] mm: hugetlb: Copy general hugetlb code from x86 to mm Steve Capper 2013-05-08 9:52 ` Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 04/11] x86: mm: Remove general hugetlb code from x86 Steve Capper 2013-05-08 9:52 ` Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 05/11] mm: thp: Correct the HPAGE_PMD_ORDER check Steve Capper 2013-05-08 12:44 ` Kirill A. Shutemov 2013-05-08 12:03 ` Steve Capper 2013-05-08 12:03 ` Steve Capper 2013-05-08 12:44 ` Kirill A. Shutemov 2013-05-08 9:52 ` [RFC PATCH v2 06/11] ARM64: mm: Restore memblock limit when map_mem finished Steve Capper 2013-05-16 13:52 ` Catalin Marinas 2013-05-16 13:52 ` Catalin Marinas 2013-05-08 9:52 ` [RFC PATCH v2 07/11] ARM64: mm: Make PAGE_NONE pages read only and no-execute Steve Capper 2013-05-08 16:43 ` Will Deacon 2013-05-08 16:43 ` Will Deacon 2013-05-09 8:27 ` Steve Capper 2013-05-09 8:27 ` Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 08/11] ARM64: mm: Swap PTE_FILE and PTE_PROT_NONE bits Steve Capper 2013-05-08 16:17 ` Christopher Covington 2013-05-09 8:15 ` Steve Capper 2013-05-08 16:40 ` Will Deacon 2013-05-08 16:40 ` Will Deacon 2013-05-09 8:22 ` Steve Capper 2013-05-09 8:22 ` Steve Capper 2013-05-16 14:58 ` Catalin Marinas [this message] 2013-05-16 14:58 ` Catalin Marinas 2013-05-08 9:52 ` [RFC PATCH v2 09/11] ARM64: mm: HugeTLB support Steve Capper 2013-05-16 14:32 ` Catalin Marinas 2013-05-16 14:32 ` Catalin Marinas 2013-05-17 8:41 ` Steve Capper 2013-05-17 8:41 ` Steve Capper 2013-05-08 9:52 ` [RFC PATCH v2 10/11] ARM64: mm: Raise MAX_ORDER for 64KB pages and THP Steve Capper 2013-05-16 14:59 ` Catalin Marinas 2013-05-16 14:59 ` Catalin Marinas 2013-05-08 9:52 ` [RFC PATCH v2 11/11] ARM64: mm: THP support Steve Capper 2013-05-16 15:01 ` Catalin Marinas 2013-05-16 15:01 ` Catalin Marinas
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20130516145848.GE18308@arm.com \ --to=catalin.marinas@arm.com \ --cc=Will.Deacon@arm.com \ --cc=kenchen@google.com \ --cc=linux-arch@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-mm@kvack.org \ --cc=mgorman@suse.de \ --cc=mhocko@suse.cz \ --cc=patches@linaro.org \ --cc=steve.capper@linaro.org \ --cc=x86@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).