From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jiri Slaby Subject: [PATCH v6 23/28] x86_64/asm: change all ENTRY+END to SYM_CODE_* Date: Fri, 18 May 2018 11:17:16 +0200 Message-ID: <20180518091721.7604-24-jslaby@suse.cz> References: <20180518091721.7604-1-jslaby@suse.cz> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20180518091721.7604-1-jslaby@suse.cz> List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Errors-To: xen-devel-bounces@lists.xenproject.org Sender: "Xen-devel" To: mingo@redhat.com Cc: linux-arch@vger.kernel.org, Juergen Gross , x86@kernel.org, linux-kernel@vger.kernel.org, "H. Peter Anvin" , xen-devel@lists.xenproject.org, Thomas Gleixner , Jiri Slaby , Boris Ostrovsky List-Id: linux-arch.vger.kernel.org SGVyZSwgd2UgY2hhbmdlIGFsbCBhc3NlbWJseSBjb2RlIHdoaWNoIGlzIG1hcmtlZCB1c2luZyBF TkQgKGFuZCBub3QKRU5EUFJPQykuIFdlIHN3aXRjaCBhbGwgdGhlc2UgdG8gYXBwcm9wcmlhdGUg bmV3IG1hcmtpbmdzIFNZTV9DT0RFX1NUQVJUCmFuZCBTWU1fQ09ERV9FTkQuCgpTaWduZWQtb2Zm LWJ5OiBKaXJpIFNsYWJ5IDxqc2xhYnlAc3VzZS5jej4KUmV2aWV3ZWQtYnk6IEJvcmlzIE9zdHJv dnNreSA8Ym9yaXMub3N0cm92c2t5QG9yYWNsZS5jb20+IFt4ZW4gYml0c10KQ2M6IFRob21hcyBH bGVpeG5lciA8dGdseEBsaW51dHJvbml4LmRlPgpDYzogSW5nbyBNb2xuYXIgPG1pbmdvQHJlZGhh dC5jb20+CkNjOiAiSC4gUGV0ZXIgQW52aW4iIDxocGFAenl0b3IuY29tPgpDYzogeDg2QGtlcm5l bC5vcmcKQ2M6IEJvcmlzIE9zdHJvdnNreSA8Ym9yaXMub3N0cm92c2t5QG9yYWNsZS5jb20+CkNj OiBKdWVyZ2VuIEdyb3NzIDxqZ3Jvc3NAc3VzZS5jb20+CkNjOiB4ZW4tZGV2ZWxAbGlzdHMueGVu cHJvamVjdC5vcmcKLS0tCiBhcmNoL3g4Ni9lbnRyeS9lbnRyeV82NC5TICAgICAgICB8IDU2ICsr KysrKysrKysrKysrKysrKysrLS0tLS0tLS0tLS0tLS0tLS0tLS0KIGFyY2gveDg2L2VudHJ5L2Vu dHJ5XzY0X2NvbXBhdC5TIHwgIDggKysrLS0tCiBhcmNoL3g4Ni9rZXJuZWwvZnRyYWNlXzY0LlMg ICAgICB8ICA0ICstLQogYXJjaC94ODYveGVuL3hlbi1hc21fNjQuUyAgICAgICAgfCAgOCArKyst LS0KIGFyY2gveDg2L3hlbi94ZW4taGVhZC5TICAgICAgICAgIHwgIDggKysrLS0tCiA1IGZpbGVz IGNoYW5nZWQsIDQyIGluc2VydGlvbnMoKyksIDQyIGRlbGV0aW9ucygtKQoKZGlmZiAtLWdpdCBh L2FyY2gveDg2L2VudHJ5L2VudHJ5XzY0LlMgYi9hcmNoL3g4Ni9lbnRyeS9lbnRyeV82NC5TCmlu ZGV4IGQyZTJkZTEwMGIxNi4uNmY4NWY0M2E0ODc3IDEwMDY0NAotLS0gYS9hcmNoL3g4Ni9lbnRy eS9lbnRyeV82NC5TCisrKyBiL2FyY2gveDg2L2VudHJ5L2VudHJ5XzY0LlMKQEAgLTQ2LDExICs0 NiwxMSBAQAogLnNlY3Rpb24gLmVudHJ5LnRleHQsICJheCIKIAogI2lmZGVmIENPTkZJR19QQVJB VklSVAotRU5UUlkobmF0aXZlX3VzZXJnc19zeXNyZXQ2NCkKK1NZTV9DT0RFX1NUQVJUKG5hdGl2 ZV91c2VyZ3Nfc3lzcmV0NjQpCiAJVU5XSU5EX0hJTlRfRU1QVFkKIAlzd2FwZ3MKIAlzeXNyZXRx Ci1FTkQobmF0aXZlX3VzZXJnc19zeXNyZXQ2NCkKK1NZTV9DT0RFX0VORChuYXRpdmVfdXNlcmdz X3N5c3JldDY0KQogI2VuZGlmIC8qIENPTkZJR19QQVJBVklSVCAqLwogCiAubWFjcm8gVFJBQ0Vf SVJRU19GTEFHUyBmbGFnczpyZXEKQEAgLTE2Myw3ICsxNjMsNyBAQCBFTkQobmF0aXZlX3VzZXJn c19zeXNyZXQ2NCkKICNkZWZpbmUgUlNQX1NDUkFUQ0gJQ1BVX0VOVFJZX0FSRUFfZW50cnlfc3Rh Y2sgKyBcCiAJCQlTSVpFT0ZfZW50cnlfc3RhY2sgLSA4ICsgQ1BVX0VOVFJZX0FSRUEKIAotRU5U UlkoZW50cnlfU1lTQ0FMTF82NF90cmFtcG9saW5lKQorU1lNX0NPREVfU1RBUlQoZW50cnlfU1lT Q0FMTF82NF90cmFtcG9saW5lKQogCVVOV0lORF9ISU5UX0VNUFRZCiAJc3dhcGdzCiAKQEAgLTE5 MywxNyArMTkzLDE3IEBAIEVOVFJZKGVudHJ5X1NZU0NBTExfNjRfdHJhbXBvbGluZSkKIAlwdXNo cQklcmRpCiAJbW92cQkkZW50cnlfU1lTQ0FMTF82NF9zdGFnZTIsICVyZGkKIAlKTVBfTk9TUEVD ICVyZGkKLUVORChlbnRyeV9TWVNDQUxMXzY0X3RyYW1wb2xpbmUpCitTWU1fQ09ERV9FTkQoZW50 cnlfU1lTQ0FMTF82NF90cmFtcG9saW5lKQogCiAJLnBvcHNlY3Rpb24KIAotRU5UUlkoZW50cnlf U1lTQ0FMTF82NF9zdGFnZTIpCitTWU1fQ09ERV9TVEFSVChlbnRyeV9TWVNDQUxMXzY0X3N0YWdl MikKIAlVTldJTkRfSElOVF9FTVBUWQogCXBvcHEJJXJkaQogCWptcAllbnRyeV9TWVNDQUxMXzY0 X2FmdGVyX2h3ZnJhbWUKLUVORChlbnRyeV9TWVNDQUxMXzY0X3N0YWdlMikKK1NZTV9DT0RFX0VO RChlbnRyeV9TWVNDQUxMXzY0X3N0YWdlMikKIAotRU5UUlkoZW50cnlfU1lTQ0FMTF82NCkKK1NZ TV9DT0RFX1NUQVJUKGVudHJ5X1NZU0NBTExfNjQpCiAJVU5XSU5EX0hJTlRfRU1QVFkKIAkvKgog CSAqIEludGVycnVwdHMgYXJlIG9mZiBvbiBlbnRyeS4KQEAgLTMzNiwxMyArMzM2LDEzIEBAIHN5 c2NhbGxfcmV0dXJuX3ZpYV9zeXNyZXQ6CiAJcG9wcQklcmRpCiAJcG9wcQklcnNwCiAJVVNFUkdT X1NZU1JFVDY0Ci1FTkQoZW50cnlfU1lTQ0FMTF82NCkKK1NZTV9DT0RFX0VORChlbnRyeV9TWVND QUxMXzY0KQogCiAvKgogICogJXJkaTogcHJldiB0YXNrCiAgKiAlcnNpOiBuZXh0IHRhc2sKICAq LwotRU5UUlkoX19zd2l0Y2hfdG9fYXNtKQorU1lNX0NPREVfU1RBUlQoX19zd2l0Y2hfdG9fYXNt KQogCVVOV0lORF9ISU5UX0ZVTkMKIAkvKgogCSAqIFNhdmUgY2FsbGVlLXNhdmVkIHJlZ2lzdGVy cwpAQCAtMzg0LDcgKzM4NCw3IEBAIEVOVFJZKF9fc3dpdGNoX3RvX2FzbSkKIAlwb3BxCSVyYnAK IAogCWptcAlfX3N3aXRjaF90bwotRU5EKF9fc3dpdGNoX3RvX2FzbSkKK1NZTV9DT0RFX0VORChf X3N3aXRjaF90b19hc20pCiAKIC8qCiAgKiBBIG5ld2x5IGZvcmtlZCBwcm9jZXNzIGRpcmVjdGx5 IGNvbnRleHQgc3dpdGNoZXMgaW50byB0aGlzIGFkZHJlc3MuCkBAIC0zOTMsNyArMzkzLDcgQEAg RU5EKF9fc3dpdGNoX3RvX2FzbSkKICAqIHJieDoga2VybmVsIHRocmVhZCBmdW5jIChOVUxMIGZv ciB1c2VyIHRocmVhZCkKICAqIHIxMjoga2VybmVsIHRocmVhZCBhcmcKICAqLwotRU5UUlkocmV0 X2Zyb21fZm9yaykKK1NZTV9DT0RFX1NUQVJUKHJldF9mcm9tX2ZvcmspCiAJVU5XSU5EX0hJTlRf RU1QVFkKIAltb3ZxCSVyYXgsICVyZGkKIAljYWxsCXNjaGVkdWxlX3RhaWwJCQkvKiByZGk6ICdw cmV2JyB0YXNrIHBhcmFtZXRlciAqLwpAQCAtNDE5LDE0ICs0MTksMTQgQEAgRU5UUlkocmV0X2Zy b21fZm9yaykKIAkgKi8KIAltb3ZxCSQwLCBSQVgoJXJzcCkKIAlqbXAJMmIKLUVORChyZXRfZnJv bV9mb3JrKQorU1lNX0NPREVfRU5EKHJldF9mcm9tX2ZvcmspCiAKIC8qCiAgKiBCdWlsZCB0aGUg ZW50cnkgc3R1YnMgd2l0aCBzb21lIGFzc2VtYmxlciBtYWdpYy4KICAqIFdlIHBhY2sgMSBzdHVi IGludG8gZXZlcnkgOC1ieXRlIGJsb2NrLgogICovCiAJLmFsaWduIDgKLUVOVFJZKGlycV9lbnRy aWVzX3N0YXJ0KQorU1lNX0NPREVfU1RBUlQoaXJxX2VudHJpZXNfc3RhcnQpCiAgICAgdmVjdG9y PUZJUlNUX0VYVEVSTkFMX1ZFQ1RPUgogICAgIC5yZXB0IChGSVJTVF9TWVNURU1fVkVDVE9SIC0g RklSU1RfRVhURVJOQUxfVkVDVE9SKQogCVVOV0lORF9ISU5UX0lSRVRfUkVHUwpAQCAtNDM1LDcg KzQzNSw3IEBAIEVOVFJZKGlycV9lbnRyaWVzX3N0YXJ0KQogCS5hbGlnbgk4CiAJdmVjdG9yPXZl Y3RvcisxCiAgICAgLmVuZHIKLUVORChpcnFfZW50cmllc19zdGFydCkKK1NZTV9DT0RFX0VORChp cnFfZW50cmllc19zdGFydCkKIAogLm1hY3JvIERFQlVHX0VOVFJZX0FTU0VSVF9JUlFTX09GRgog I2lmZGVmIENPTkZJR19ERUJVR19FTlRSWQpAQCAtNTYxLDcgKzU2MSw3IEBAIEVORChpcnFfZW50 cmllc19zdGFydCkKICAqIHwgcmV0dXJuIGFkZHJlc3MJCQkJCXwKICAqICstLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tKwogICovCi1FTlRSWShpbnRl cnJ1cHRfZW50cnkpCitTWU1fQ09ERV9TVEFSVChpbnRlcnJ1cHRfZW50cnkpCiAJVU5XSU5EX0hJ TlRfRlVOQwogCUFTTV9DTEFDCiAJY2xkCkBAIC02MjcsNyArNjI3LDcgQEAgRU5UUlkoaW50ZXJy dXB0X2VudHJ5KQogCVRSQUNFX0lSUVNfT0ZGCiAKIAlyZXQKLUVORChpbnRlcnJ1cHRfZW50cnkp CitTWU1fQ09ERV9FTkQoaW50ZXJydXB0X2VudHJ5KQogCiAKIC8qIEludGVycnVwdCBlbnRyeS9l eGl0LiAqLwpAQCAtODMyLDcgKzgzMiw3IEBAIFNZTV9DT0RFX0VORChjb21tb25faW50ZXJydXB0 KQogICogQVBJQyBpbnRlcnJ1cHRzLgogICovCiAubWFjcm8gYXBpY2ludGVycnVwdDMgbnVtIHN5 bSBkb19zeW0KLUVOVFJZKFxzeW0pCitTWU1fQ09ERV9TVEFSVChcc3ltKQogCVVOV0lORF9ISU5U X0lSRVRfUkVHUwogCXB1c2hxCSR+KFxudW0pCiAuTGNvbW1vbl9cc3ltOgpAQCAtODQwLDcgKzg0 MCw3IEBAIEVOVFJZKFxzeW0pCiAJVU5XSU5EX0hJTlRfUkVHUyBpbmRpcmVjdD0xCiAJY2FsbAlc ZG9fc3ltCS8qIHJkaSBwb2ludHMgdG8gcHRfcmVncyAqLwogCWptcAlyZXRfZnJvbV9pbnRyCi1F TkQoXHN5bSkKK1NZTV9DT0RFX0VORChcc3ltKQogLmVuZG0KIAogLyogTWFrZSBzdXJlIEFQSUMg aW50ZXJydXB0IGhhbmRsZXJzIGVuZCB1cCBpbiB0aGUgaXJxZW50cnkgc2VjdGlvbjogKi8KQEAg LTkwMiw3ICs5MDIsNyBAQCBhcGljaW50ZXJydXB0IElSUV9XT1JLX1ZFQ1RPUgkJCWlycV93b3Jr X2ludGVycnVwdAkJc21wX2lycV93b3JrX2ludGVycnVwdAogI2RlZmluZSBDUFVfVFNTX0lTVCh4 KSBQRVJfQ1BVX1ZBUihjcHVfdHNzX3J3KSArIChUU1NfaXN0ICsgKCh4KSAtIDEpICogOCkKIAog Lm1hY3JvIGlkdGVudHJ5IHN5bSBkb19zeW0gaGFzX2Vycm9yX2NvZGU6cmVxIHBhcmFub2lkPTAg c2hpZnRfaXN0PS0xCi1FTlRSWShcc3ltKQorU1lNX0NPREVfU1RBUlQoXHN5bSkKIAlVTldJTkRf SElOVF9JUkVUX1JFR1Mgb2Zmc2V0PVxoYXNfZXJyb3JfY29kZSo4CiAKIAkvKiBTYW5pdHkgY2hl Y2sgKi8KQEAgLTk4NSw3ICs5ODUsNyBAQCBFTlRSWShcc3ltKQogCiAJam1wCWVycm9yX2V4aXQJ CQkvKiAlZWJ4OiBubyBzd2FwZ3MgZmxhZyAqLwogCS5lbmRpZgotRU5EKFxzeW0pCitTWU1fQ09E RV9FTkQoXHN5bSkKIC5lbmRtCiAKIGlkdGVudHJ5IGRpdmlkZV9lcnJvcgkJCWRvX2RpdmlkZV9l cnJvcgkJCWhhc19lcnJvcl9jb2RlPTAKQEAgLTExMDIsNyArMTEwMiw3IEBAIFNZTV9DT0RFX0VO RCh4ZW5fZG9faHlwZXJ2aXNvcl9jYWxsYmFjaykKICAqIFdlIGRpc3Rpbmd1aXNoIGJldHdlZW4g Y2F0ZWdvcmllcyBieSBjb21wYXJpbmcgZWFjaCBzYXZlZCBzZWdtZW50IHJlZ2lzdGVyCiAgKiB3 aXRoIGl0cyBjdXJyZW50IGNvbnRlbnRzOiBhbnkgZGlzY3JlcGFuY3kgbWVhbnMgd2UgaW4gY2F0 ZWdvcnkgMS4KICAqLwotRU5UUlkoeGVuX2ZhaWxzYWZlX2NhbGxiYWNrKQorU1lNX0NPREVfU1RB UlQoeGVuX2ZhaWxzYWZlX2NhbGxiYWNrKQogCVVOV0lORF9ISU5UX0VNUFRZCiAJbW92bAklZHMs ICVlY3gKIAljbXB3CSVjeCwgMHgxMCglcnNwKQpAQCAtMTEzMiw3ICsxMTMyLDcgQEAgRU5UUlko eGVuX2ZhaWxzYWZlX2NhbGxiYWNrKQogCVBVU0hfQU5EX0NMRUFSX1JFR1MKIAlFTkNPREVfRlJB TUVfUE9JTlRFUgogCWptcAllcnJvcl9leGl0Ci1FTkQoeGVuX2ZhaWxzYWZlX2NhbGxiYWNrKQor U1lNX0NPREVfRU5EKHhlbl9mYWlsc2FmZV9jYWxsYmFjaykKIAogYXBpY2ludGVycnVwdDMgSFlQ RVJWSVNPUl9DQUxMQkFDS19WRUNUT1IgXAogCXhlbl9odm1fY2FsbGJhY2tfdmVjdG9yIHhlbl9l dnRjaG5fZG9fdXBjYWxsCkBAIC0xMzQwLDcgKzEzNDAsNyBAQCBTWU1fQ09ERV9FTkQoZXJyb3Jf ZXhpdCkKICAqCSVyMTQ6IFVzZWQgdG8gc2F2ZS9yZXN0b3JlIHRoZSBDUjMgb2YgdGhlIGludGVy cnVwdGVkIGNvbnRleHQKICAqCSAgICAgIHdoZW4gUEFHRV9UQUJMRV9JU09MQVRJT04gaXMgaW4g dXNlLiAgRG8gbm90IGNsb2JiZXIuCiAgKi8KLUVOVFJZKG5taSkKK1NZTV9DT0RFX1NUQVJUKG5t aSkKIAlVTldJTkRfSElOVF9JUkVUX1JFR1MKIAogCS8qCkBAIC0xNjczLDE1ICsxNjczLDE1IEBA IG5taV9yZXN0b3JlOgogCSAqIGFib3V0IGVzcGZpeDY0IG9uIHRoZSB3YXkgYmFjayB0byBrZXJu ZWwgbW9kZS4KIAkgKi8KIAlpcmV0cQotRU5EKG5taSkKK1NZTV9DT0RFX0VORChubWkpCiAKLUVO VFJZKGlnbm9yZV9zeXNyZXQpCitTWU1fQ09ERV9TVEFSVChpZ25vcmVfc3lzcmV0KQogCVVOV0lO RF9ISU5UX0VNUFRZCiAJbW92CSQtRU5PU1lTLCAlZWF4CiAJc3lzcmV0Ci1FTkQoaWdub3JlX3N5 c3JldCkKK1NZTV9DT0RFX0VORChpZ25vcmVfc3lzcmV0KQogCi1FTlRSWShyZXdpbmRfc3RhY2tf ZG9fZXhpdCkKK1NZTV9DT0RFX1NUQVJUKHJld2luZF9zdGFja19kb19leGl0KQogCVVOV0lORF9I SU5UX0ZVTkMKIAkvKiBQcmV2ZW50IGFueSBuYWl2ZSBjb2RlIGZyb20gdHJ5aW5nIHRvIHVud2lu ZCB0byBvdXIgY2FsbGVyLiAqLwogCXhvcmwJJWVicCwgJWVicApAQCAtMTY5MSw0ICsxNjkxLDQg QEAgRU5UUlkocmV3aW5kX3N0YWNrX2RvX2V4aXQpCiAJVU5XSU5EX0hJTlRfRlVOQyBzcF9vZmZz ZXQ9UFRSRUdTX1NJWkUKIAogCWNhbGwJZG9fZXhpdAotRU5EKHJld2luZF9zdGFja19kb19leGl0 KQorU1lNX0NPREVfRU5EKHJld2luZF9zdGFja19kb19leGl0KQpkaWZmIC0tZ2l0IGEvYXJjaC94 ODYvZW50cnkvZW50cnlfNjRfY29tcGF0LlMgYi9hcmNoL3g4Ni9lbnRyeS9lbnRyeV82NF9jb21w YXQuUwppbmRleCBkMDg4MGJlZjg2YzMuLmQwM2RkZmM5NTllNiAxMDA2NDQKLS0tIGEvYXJjaC94 ODYvZW50cnkvZW50cnlfNjRfY29tcGF0LlMKKysrIGIvYXJjaC94ODYvZW50cnkvZW50cnlfNjRf Y29tcGF0LlMKQEAgLTE5Niw3ICsxOTYsNyBAQCBFTkRQUk9DKGVudHJ5X1NZU0VOVEVSX2NvbXBh dCkKICAqIGVzcCAgdXNlciBzdGFjawogICogMCglZXNwKSBhcmc2CiAgKi8KLUVOVFJZKGVudHJ5 X1NZU0NBTExfY29tcGF0KQorU1lNX0NPREVfU1RBUlQoZW50cnlfU1lTQ0FMTF9jb21wYXQpCiAJ LyogSW50ZXJydXB0cyBhcmUgb2ZmIG9uIGVudHJ5LiAqLwogCXN3YXBncwogCkBAIC0zMTEsNyAr MzExLDcgQEAgc3lzcmV0MzJfZnJvbV9zeXN0ZW1fY2FsbDoKIAl4b3JsCSVyMTBkLCAlcjEwZAog CXN3YXBncwogCXN5c3JldGwKLUVORChlbnRyeV9TWVNDQUxMX2NvbXBhdCkKK1NZTV9DT0RFX0VO RChlbnRyeV9TWVNDQUxMX2NvbXBhdCkKIAogLyoKICAqIDMyLWJpdCBsZWdhY3kgc3lzdGVtIGNh bGwgZW50cnkuCkBAIC0zMzksNyArMzM5LDcgQEAgRU5EKGVudHJ5X1NZU0NBTExfY29tcGF0KQog ICogZWRpICBhcmc1CiAgKiBlYnAgIGFyZzYKICAqLwotRU5UUlkoZW50cnlfSU5UODBfY29tcGF0 KQorU1lNX0NPREVfU1RBUlQoZW50cnlfSU5UODBfY29tcGF0KQogCS8qCiAJICogSW50ZXJydXB0 cyBhcmUgb2ZmIG9uIGVudHJ5LgogCSAqLwpAQCAtNDE0LDQgKzQxNCw0IEBAIEVOVFJZKGVudHJ5 X0lOVDgwX2NvbXBhdCkKIAkvKiBHbyBiYWNrIHRvIHVzZXIgbW9kZS4gKi8KIAlUUkFDRV9JUlFT X09OCiAJam1wCXN3YXBnc19yZXN0b3JlX3JlZ3NfYW5kX3JldHVybl90b191c2VybW9kZQotRU5E KGVudHJ5X0lOVDgwX2NvbXBhdCkKK1NZTV9DT0RFX0VORChlbnRyeV9JTlQ4MF9jb21wYXQpCmRp ZmYgLS1naXQgYS9hcmNoL3g4Ni9rZXJuZWwvZnRyYWNlXzY0LlMgYi9hcmNoL3g4Ni9rZXJuZWwv ZnRyYWNlXzY0LlMKaW5kZXggMTRkZjZjZjA3YjdlLi41MTk3MDgwNmMyZGYgMTAwNjQ0Ci0tLSBh L2FyY2gveDg2L2tlcm5lbC9mdHJhY2VfNjQuUworKysgYi9hcmNoL3g4Ni9rZXJuZWwvZnRyYWNl XzY0LlMKQEAgLTMxOSw3ICszMTksNyBAQCBFTlRSWShmdHJhY2VfZ3JhcGhfY2FsbGVyKQogCXJl dHEKIEVORFBST0MoZnRyYWNlX2dyYXBoX2NhbGxlcikKIAotRU5UUlkocmV0dXJuX3RvX2hhbmRs ZXIpCitTWU1fQ09ERV9TVEFSVChyZXR1cm5fdG9faGFuZGxlcikKIAlVTldJTkRfSElOVF9FTVBU WQogCXN1YnEgICQyNCwgJXJzcAogCkBAIC0zMzUsNSArMzM1LDUgQEAgRU5UUlkocmV0dXJuX3Rv X2hhbmRsZXIpCiAJbW92cSAoJXJzcCksICVyYXgKIAlhZGRxICQyNCwgJXJzcAogCUpNUF9OT1NQ RUMgJXJkaQotRU5EKHJldHVybl90b19oYW5kbGVyKQorU1lNX0NPREVfRU5EKHJldHVybl90b19o YW5kbGVyKQogI2VuZGlmCmRpZmYgLS1naXQgYS9hcmNoL3g4Ni94ZW4veGVuLWFzbV82NC5TIGIv YXJjaC94ODYveGVuL3hlbi1hc21fNjQuUwppbmRleCBhNjlhMTcxZjdjZWEuLjVhM2Y1YzE4Y2Qw YyAxMDA2NDQKLS0tIGEvYXJjaC94ODYveGVuL3hlbi1hc21fNjQuUworKysgYi9hcmNoL3g4Ni94 ZW4veGVuLWFzbV82NC5TCkBAIC0xOSwxMSArMTksMTEgQEAKICNpbmNsdWRlIDxsaW51eC9saW5r YWdlLmg+CiAKIC5tYWNybyB4ZW5fcHZfdHJhcCBuYW1lCi1FTlRSWSh4ZW5fXG5hbWUpCitTWU1f Q09ERV9TVEFSVCh4ZW5fXG5hbWUpCiAJcG9wICVyY3gKIAlwb3AgJXIxMQogCWptcCAgXG5hbWUK LUVORCh4ZW5fXG5hbWUpCitTWU1fQ09ERV9FTkQoeGVuX1xuYW1lKQogLmVuZG0KIAogeGVuX3B2 X3RyYXAgZGl2aWRlX2Vycm9yCkBAIC01Niw3ICs1Niw3IEBAIHhlbl9wdl90cmFwIGVudHJ5X0lO VDgwX2NvbXBhdAogeGVuX3B2X3RyYXAgaHlwZXJ2aXNvcl9jYWxsYmFjawogCiAJX19JTklUCi1F TlRSWSh4ZW5fZWFybHlfaWR0X2hhbmRsZXJfYXJyYXkpCitTWU1fQ09ERV9TVEFSVCh4ZW5fZWFy bHlfaWR0X2hhbmRsZXJfYXJyYXkpCiAJaSA9IDAKIAkucmVwdCBOVU1fRVhDRVBUSU9OX1ZFQ1RP UlMKIAlwb3AgJXJjeApAQCAtNjUsNyArNjUsNyBAQCBFTlRSWSh4ZW5fZWFybHlfaWR0X2hhbmRs ZXJfYXJyYXkpCiAJaSA9IGkgKyAxCiAJLmZpbGwgeGVuX2Vhcmx5X2lkdF9oYW5kbGVyX2FycmF5 ICsgaSpYRU5fRUFSTFlfSURUX0hBTkRMRVJfU0laRSAtIC4sIDEsIDB4Y2MKIAkuZW5kcgotRU5E KHhlbl9lYXJseV9pZHRfaGFuZGxlcl9hcnJheSkKK1NZTV9DT0RFX0VORCh4ZW5fZWFybHlfaWR0 X2hhbmRsZXJfYXJyYXkpCiAJX19GSU5JVAogCiBoeXBlcmNhbGxfaXJldCA9IGh5cGVyY2FsbF9w YWdlICsgX19IWVBFUlZJU09SX2lyZXQgKiAzMgpkaWZmIC0tZ2l0IGEvYXJjaC94ODYveGVuL3hl bi1oZWFkLlMgYi9hcmNoL3g4Ni94ZW4veGVuLWhlYWQuUwppbmRleCA1MDc3ZWFkNWU1OWMuLjMy NjA2ZWVlYzA1MyAxMDA2NDQKLS0tIGEvYXJjaC94ODYveGVuL3hlbi1oZWFkLlMKKysrIGIvYXJj aC94ODYveGVuL3hlbi1oZWFkLlMKQEAgLTIyLDcgKzIyLDcgQEAKIAogI2lmZGVmIENPTkZJR19Y RU5fUFYKIAlfX0lOSVQKLUVOVFJZKHN0YXJ0dXBfeGVuKQorU1lNX0NPREVfU1RBUlQoc3RhcnR1 cF94ZW4pCiAJVU5XSU5EX0hJTlRfRU1QVFkKIAljbGQKIApAQCAtNTIsMTMgKzUyLDEzIEBAIEVO VFJZKHN0YXJ0dXBfeGVuKQogI2VuZGlmCiAKIAlqbXAgeGVuX3N0YXJ0X2tlcm5lbAotRU5EKHN0 YXJ0dXBfeGVuKQorU1lNX0NPREVfRU5EKHN0YXJ0dXBfeGVuKQogCV9fRklOSVQKICNlbmRpZgog CiAucHVzaHNlY3Rpb24gLnRleHQKIAkuYmFsaWduIFBBR0VfU0laRQotRU5UUlkoaHlwZXJjYWxs X3BhZ2UpCitTWU1fQ09ERV9TVEFSVChoeXBlcmNhbGxfcGFnZSkKIAkucmVwdCAoUEFHRV9TSVpF IC8gMzIpCiAJCVVOV0lORF9ISU5UX0VNUFRZCiAJCS5za2lwIDMyCkBAIC02OSw3ICs2OSw3IEBA IEVOVFJZKGh5cGVyY2FsbF9wYWdlKQogCS50eXBlIHhlbl9oeXBlcmNhbGxfIyNuLCBAZnVuY3Rp b247IC5zaXplIHhlbl9oeXBlcmNhbGxfIyNuLCAzMgogI2luY2x1ZGUgPGFzbS94ZW4taHlwZXJj YWxscy5oPgogI3VuZGVmIEhZUEVSQ0FMTAotRU5EKGh5cGVyY2FsbF9wYWdlKQorU1lNX0NPREVf RU5EKGh5cGVyY2FsbF9wYWdlKQogLnBvcHNlY3Rpb24KIAogCUVMRk5PVEUoWGVuLCBYRU5fRUxG Tk9URV9HVUVTVF9PUywgICAgICAgLmFzY2l6ICJsaW51eCIpCi0tIAoyLjE2LjMKCgpfX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpYZW4tZGV2ZWwgbWFpbGlu ZyBsaXN0Clhlbi1kZXZlbEBsaXN0cy54ZW5wcm9qZWN0Lm9yZwpodHRwczovL2xpc3RzLnhlbnBy b2plY3Qub3JnL21haWxtYW4vbGlzdGluZm8veGVuLWRldmVs From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mx2.suse.de ([195.135.220.15]:45438 "EHLO mx2.suse.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752168AbeERJRt (ORCPT ); Fri, 18 May 2018 05:17:49 -0400 From: Jiri Slaby Subject: [PATCH v6 23/28] x86_64/asm: change all ENTRY+END to SYM_CODE_* Date: Fri, 18 May 2018 11:17:16 +0200 Message-ID: <20180518091721.7604-24-jslaby@suse.cz> In-Reply-To: <20180518091721.7604-1-jslaby@suse.cz> References: <20180518091721.7604-1-jslaby@suse.cz> Sender: linux-arch-owner@vger.kernel.org List-ID: To: mingo@redhat.com Cc: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, Jiri Slaby , Thomas Gleixner , "H. Peter Anvin" , x86@kernel.org, Boris Ostrovsky , Juergen Gross , xen-devel@lists.xenproject.org Message-ID: <20180518091716.kqi8bwEE2lwB_KZ-QC3vrwAKuYpw6u5IvktKKloWIbo@z> Here, we change all assembly code which is marked using END (and not ENDPROC). We switch all these to appropriate new markings SYM_CODE_START and SYM_CODE_END. Signed-off-by: Jiri Slaby Reviewed-by: Boris Ostrovsky [xen bits] Cc: Thomas Gleixner Cc: Ingo Molnar Cc: "H. Peter Anvin" Cc: x86@kernel.org Cc: Boris Ostrovsky Cc: Juergen Gross Cc: xen-devel@lists.xenproject.org --- arch/x86/entry/entry_64.S | 56 ++++++++++++++++++++-------------------- arch/x86/entry/entry_64_compat.S | 8 +++--- arch/x86/kernel/ftrace_64.S | 4 +-- arch/x86/xen/xen-asm_64.S | 8 +++--- arch/x86/xen/xen-head.S | 8 +++--- 5 files changed, 42 insertions(+), 42 deletions(-) diff --git a/arch/x86/entry/entry_64.S b/arch/x86/entry/entry_64.S index d2e2de100b16..6f85f43a4877 100644 --- a/arch/x86/entry/entry_64.S +++ b/arch/x86/entry/entry_64.S @@ -46,11 +46,11 @@ .section .entry.text, "ax" #ifdef CONFIG_PARAVIRT -ENTRY(native_usergs_sysret64) +SYM_CODE_START(native_usergs_sysret64) UNWIND_HINT_EMPTY swapgs sysretq -END(native_usergs_sysret64) +SYM_CODE_END(native_usergs_sysret64) #endif /* CONFIG_PARAVIRT */ .macro TRACE_IRQS_FLAGS flags:req @@ -163,7 +163,7 @@ END(native_usergs_sysret64) #define RSP_SCRATCH CPU_ENTRY_AREA_entry_stack + \ SIZEOF_entry_stack - 8 + CPU_ENTRY_AREA -ENTRY(entry_SYSCALL_64_trampoline) +SYM_CODE_START(entry_SYSCALL_64_trampoline) UNWIND_HINT_EMPTY swapgs @@ -193,17 +193,17 @@ ENTRY(entry_SYSCALL_64_trampoline) pushq %rdi movq $entry_SYSCALL_64_stage2, %rdi JMP_NOSPEC %rdi -END(entry_SYSCALL_64_trampoline) +SYM_CODE_END(entry_SYSCALL_64_trampoline) .popsection -ENTRY(entry_SYSCALL_64_stage2) +SYM_CODE_START(entry_SYSCALL_64_stage2) UNWIND_HINT_EMPTY popq %rdi jmp entry_SYSCALL_64_after_hwframe -END(entry_SYSCALL_64_stage2) +SYM_CODE_END(entry_SYSCALL_64_stage2) -ENTRY(entry_SYSCALL_64) +SYM_CODE_START(entry_SYSCALL_64) UNWIND_HINT_EMPTY /* * Interrupts are off on entry. @@ -336,13 +336,13 @@ syscall_return_via_sysret: popq %rdi popq %rsp USERGS_SYSRET64 -END(entry_SYSCALL_64) +SYM_CODE_END(entry_SYSCALL_64) /* * %rdi: prev task * %rsi: next task */ -ENTRY(__switch_to_asm) +SYM_CODE_START(__switch_to_asm) UNWIND_HINT_FUNC /* * Save callee-saved registers @@ -384,7 +384,7 @@ ENTRY(__switch_to_asm) popq %rbp jmp __switch_to -END(__switch_to_asm) +SYM_CODE_END(__switch_to_asm) /* * A newly forked process directly context switches into this address. @@ -393,7 +393,7 @@ END(__switch_to_asm) * rbx: kernel thread func (NULL for user thread) * r12: kernel thread arg */ -ENTRY(ret_from_fork) +SYM_CODE_START(ret_from_fork) UNWIND_HINT_EMPTY movq %rax, %rdi call schedule_tail /* rdi: 'prev' task parameter */ @@ -419,14 +419,14 @@ ENTRY(ret_from_fork) */ movq $0, RAX(%rsp) jmp 2b -END(ret_from_fork) +SYM_CODE_END(ret_from_fork) /* * Build the entry stubs with some assembler magic. * We pack 1 stub into every 8-byte block. */ .align 8 -ENTRY(irq_entries_start) +SYM_CODE_START(irq_entries_start) vector=FIRST_EXTERNAL_VECTOR .rept (FIRST_SYSTEM_VECTOR - FIRST_EXTERNAL_VECTOR) UNWIND_HINT_IRET_REGS @@ -435,7 +435,7 @@ ENTRY(irq_entries_start) .align 8 vector=vector+1 .endr -END(irq_entries_start) +SYM_CODE_END(irq_entries_start) .macro DEBUG_ENTRY_ASSERT_IRQS_OFF #ifdef CONFIG_DEBUG_ENTRY @@ -561,7 +561,7 @@ END(irq_entries_start) * | return address | * +----------------------------------------------------+ */ -ENTRY(interrupt_entry) +SYM_CODE_START(interrupt_entry) UNWIND_HINT_FUNC ASM_CLAC cld @@ -627,7 +627,7 @@ ENTRY(interrupt_entry) TRACE_IRQS_OFF ret -END(interrupt_entry) +SYM_CODE_END(interrupt_entry) /* Interrupt entry/exit. */ @@ -832,7 +832,7 @@ SYM_CODE_END(common_interrupt) * APIC interrupts. */ .macro apicinterrupt3 num sym do_sym -ENTRY(\sym) +SYM_CODE_START(\sym) UNWIND_HINT_IRET_REGS pushq $~(\num) .Lcommon_\sym: @@ -840,7 +840,7 @@ ENTRY(\sym) UNWIND_HINT_REGS indirect=1 call \do_sym /* rdi points to pt_regs */ jmp ret_from_intr -END(\sym) +SYM_CODE_END(\sym) .endm /* Make sure APIC interrupt handlers end up in the irqentry section: */ @@ -902,7 +902,7 @@ apicinterrupt IRQ_WORK_VECTOR irq_work_interrupt smp_irq_work_interrupt #define CPU_TSS_IST(x) PER_CPU_VAR(cpu_tss_rw) + (TSS_ist + ((x) - 1) * 8) .macro idtentry sym do_sym has_error_code:req paranoid=0 shift_ist=-1 -ENTRY(\sym) +SYM_CODE_START(\sym) UNWIND_HINT_IRET_REGS offset=\has_error_code*8 /* Sanity check */ @@ -985,7 +985,7 @@ ENTRY(\sym) jmp error_exit /* %ebx: no swapgs flag */ .endif -END(\sym) +SYM_CODE_END(\sym) .endm idtentry divide_error do_divide_error has_error_code=0 @@ -1102,7 +1102,7 @@ SYM_CODE_END(xen_do_hypervisor_callback) * We distinguish between categories by comparing each saved segment register * with its current contents: any discrepancy means we in category 1. */ -ENTRY(xen_failsafe_callback) +SYM_CODE_START(xen_failsafe_callback) UNWIND_HINT_EMPTY movl %ds, %ecx cmpw %cx, 0x10(%rsp) @@ -1132,7 +1132,7 @@ ENTRY(xen_failsafe_callback) PUSH_AND_CLEAR_REGS ENCODE_FRAME_POINTER jmp error_exit -END(xen_failsafe_callback) +SYM_CODE_END(xen_failsafe_callback) apicinterrupt3 HYPERVISOR_CALLBACK_VECTOR \ xen_hvm_callback_vector xen_evtchn_do_upcall @@ -1340,7 +1340,7 @@ SYM_CODE_END(error_exit) * %r14: Used to save/restore the CR3 of the interrupted context * when PAGE_TABLE_ISOLATION is in use. Do not clobber. */ -ENTRY(nmi) +SYM_CODE_START(nmi) UNWIND_HINT_IRET_REGS /* @@ -1673,15 +1673,15 @@ nmi_restore: * about espfix64 on the way back to kernel mode. */ iretq -END(nmi) +SYM_CODE_END(nmi) -ENTRY(ignore_sysret) +SYM_CODE_START(ignore_sysret) UNWIND_HINT_EMPTY mov $-ENOSYS, %eax sysret -END(ignore_sysret) +SYM_CODE_END(ignore_sysret) -ENTRY(rewind_stack_do_exit) +SYM_CODE_START(rewind_stack_do_exit) UNWIND_HINT_FUNC /* Prevent any naive code from trying to unwind to our caller. */ xorl %ebp, %ebp @@ -1691,4 +1691,4 @@ ENTRY(rewind_stack_do_exit) UNWIND_HINT_FUNC sp_offset=PTREGS_SIZE call do_exit -END(rewind_stack_do_exit) +SYM_CODE_END(rewind_stack_do_exit) diff --git a/arch/x86/entry/entry_64_compat.S b/arch/x86/entry/entry_64_compat.S index d0880bef86c3..d03ddfc959e6 100644 --- a/arch/x86/entry/entry_64_compat.S +++ b/arch/x86/entry/entry_64_compat.S @@ -196,7 +196,7 @@ ENDPROC(entry_SYSENTER_compat) * esp user stack * 0(%esp) arg6 */ -ENTRY(entry_SYSCALL_compat) +SYM_CODE_START(entry_SYSCALL_compat) /* Interrupts are off on entry. */ swapgs @@ -311,7 +311,7 @@ sysret32_from_system_call: xorl %r10d, %r10d swapgs sysretl -END(entry_SYSCALL_compat) +SYM_CODE_END(entry_SYSCALL_compat) /* * 32-bit legacy system call entry. @@ -339,7 +339,7 @@ END(entry_SYSCALL_compat) * edi arg5 * ebp arg6 */ -ENTRY(entry_INT80_compat) +SYM_CODE_START(entry_INT80_compat) /* * Interrupts are off on entry. */ @@ -414,4 +414,4 @@ ENTRY(entry_INT80_compat) /* Go back to user mode. */ TRACE_IRQS_ON jmp swapgs_restore_regs_and_return_to_usermode -END(entry_INT80_compat) +SYM_CODE_END(entry_INT80_compat) diff --git a/arch/x86/kernel/ftrace_64.S b/arch/x86/kernel/ftrace_64.S index 14df6cf07b7e..51970806c2df 100644 --- a/arch/x86/kernel/ftrace_64.S +++ b/arch/x86/kernel/ftrace_64.S @@ -319,7 +319,7 @@ ENTRY(ftrace_graph_caller) retq ENDPROC(ftrace_graph_caller) -ENTRY(return_to_handler) +SYM_CODE_START(return_to_handler) UNWIND_HINT_EMPTY subq $24, %rsp @@ -335,5 +335,5 @@ ENTRY(return_to_handler) movq (%rsp), %rax addq $24, %rsp JMP_NOSPEC %rdi -END(return_to_handler) +SYM_CODE_END(return_to_handler) #endif diff --git a/arch/x86/xen/xen-asm_64.S b/arch/x86/xen/xen-asm_64.S index a69a171f7cea..5a3f5c18cd0c 100644 --- a/arch/x86/xen/xen-asm_64.S +++ b/arch/x86/xen/xen-asm_64.S @@ -19,11 +19,11 @@ #include .macro xen_pv_trap name -ENTRY(xen_\name) +SYM_CODE_START(xen_\name) pop %rcx pop %r11 jmp \name -END(xen_\name) +SYM_CODE_END(xen_\name) .endm xen_pv_trap divide_error @@ -56,7 +56,7 @@ xen_pv_trap entry_INT80_compat xen_pv_trap hypervisor_callback __INIT -ENTRY(xen_early_idt_handler_array) +SYM_CODE_START(xen_early_idt_handler_array) i = 0 .rept NUM_EXCEPTION_VECTORS pop %rcx @@ -65,7 +65,7 @@ ENTRY(xen_early_idt_handler_array) i = i + 1 .fill xen_early_idt_handler_array + i*XEN_EARLY_IDT_HANDLER_SIZE - ., 1, 0xcc .endr -END(xen_early_idt_handler_array) +SYM_CODE_END(xen_early_idt_handler_array) __FINIT hypercall_iret = hypercall_page + __HYPERVISOR_iret * 32 diff --git a/arch/x86/xen/xen-head.S b/arch/x86/xen/xen-head.S index 5077ead5e59c..32606eeec053 100644 --- a/arch/x86/xen/xen-head.S +++ b/arch/x86/xen/xen-head.S @@ -22,7 +22,7 @@ #ifdef CONFIG_XEN_PV __INIT -ENTRY(startup_xen) +SYM_CODE_START(startup_xen) UNWIND_HINT_EMPTY cld @@ -52,13 +52,13 @@ ENTRY(startup_xen) #endif jmp xen_start_kernel -END(startup_xen) +SYM_CODE_END(startup_xen) __FINIT #endif .pushsection .text .balign PAGE_SIZE -ENTRY(hypercall_page) +SYM_CODE_START(hypercall_page) .rept (PAGE_SIZE / 32) UNWIND_HINT_EMPTY .skip 32 @@ -69,7 +69,7 @@ ENTRY(hypercall_page) .type xen_hypercall_##n, @function; .size xen_hypercall_##n, 32 #include #undef HYPERCALL -END(hypercall_page) +SYM_CODE_END(hypercall_page) .popsection ELFNOTE(Xen, XEN_ELFNOTE_GUEST_OS, .asciz "linux") -- 2.16.3