From: Mao Han <han_mao@c-sky.com>
To: linux-riscv@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, linux-arch@vger.kernel.org,
Mao Han <han_mao@c-sky.com>
Subject: [PATCH V5 0/3] riscv: Add perf callchain support
Date: Fri, 23 Aug 2019 14:15:57 +0800 [thread overview]
Message-ID: <cover.1566540652.git.han_mao@c-sky.com> (raw)
This patch set add perf callchain(FP/DWARF) support for RISC-V.
It comes from the csky version callchain support with some
slight modifications. The patchset base on Linux 5.3.
Changes since v4:
- Add missing PERF_HAVE_ARCH_REGS_QUERY_REGISTER_OFFSET
verified with extra CFLAGS(-Wall -Werror)
Changes since v3:
- Add more strict check for unwind_frame_kernel
- update for kernel 5.3
Changes since v2:
- fix inconsistent comment
- force to build kernel with -fno-omit-frame-pointer if perf
event is enabled
Changes since v1:
- simplify implementation and code convention
Mao Han (3):
riscv: Add perf callchain support
riscv: Add support for perf registers sampling
riscv: Add support for libdw
arch/riscv/Kconfig | 2 +
arch/riscv/Makefile | 3 +
arch/riscv/include/uapi/asm/perf_regs.h | 42 ++++++++++
arch/riscv/kernel/Makefile | 4 +-
arch/riscv/kernel/perf_callchain.c | 115 ++++++++++++++++++++++++++
arch/riscv/kernel/perf_regs.c | 44 ++++++++++
tools/arch/riscv/include/uapi/asm/perf_regs.h | 42 ++++++++++
tools/perf/Makefile.config | 6 +-
tools/perf/arch/riscv/Build | 1 +
tools/perf/arch/riscv/Makefile | 4 +
tools/perf/arch/riscv/include/perf_regs.h | 96 +++++++++++++++++++++
tools/perf/arch/riscv/util/Build | 2 +
tools/perf/arch/riscv/util/dwarf-regs.c | 72 ++++++++++++++++
tools/perf/arch/riscv/util/unwind-libdw.c | 57 +++++++++++++
14 files changed, 488 insertions(+), 2 deletions(-)
create mode 100644 arch/riscv/include/uapi/asm/perf_regs.h
create mode 100644 arch/riscv/kernel/perf_callchain.c
create mode 100644 arch/riscv/kernel/perf_regs.c
create mode 100644 tools/arch/riscv/include/uapi/asm/perf_regs.h
create mode 100644 tools/perf/arch/riscv/Build
create mode 100644 tools/perf/arch/riscv/Makefile
create mode 100644 tools/perf/arch/riscv/include/perf_regs.h
create mode 100644 tools/perf/arch/riscv/util/Build
create mode 100644 tools/perf/arch/riscv/util/dwarf-regs.c
create mode 100644 tools/perf/arch/riscv/util/unwind-libdw.c
--
2.7.4
next reply other threads:[~2019-08-23 6:15 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-23 6:15 Mao Han [this message]
2019-08-23 6:15 ` [PATCH V5 0/3] riscv: Add perf callchain support Mao Han
2019-08-23 6:15 ` [PATCH V5 1/3] " Mao Han
2019-08-23 6:15 ` Mao Han
2019-08-23 8:56 ` Greentime Hu
2019-08-23 8:56 ` Greentime Hu
2019-08-24 0:54 ` Guo Ren
2019-08-24 0:54 ` Guo Ren
2019-08-26 8:03 ` Greentime Hu
2019-08-26 8:03 ` Greentime Hu
2019-08-27 5:50 ` Guo Ren
2019-08-27 5:50 ` Guo Ren
2019-08-23 6:15 ` [PATCH V5 2/3] riscv: Add support for perf registers sampling Mao Han
2019-08-23 6:15 ` Mao Han
2019-08-23 6:16 ` [PATCH V5 3/3] riscv: Add support for libdw Mao Han
2019-08-23 6:16 ` Mao Han
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1566540652.git.han_mao@c-sky.com \
--to=han_mao@c-sky.com \
--cc=linux-arch@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).