From: sricharan@codeaurora.org (Sricharan)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH V3 2/7] documentation: iommu: Add bindings for msm, iommu-v0 ip
Date: Thu, 5 May 2016 10:40:00 +0530 [thread overview]
Message-ID: <000001d1a68c$648e3a90$2daaafb0$@codeaurora.org> (raw)
In-Reply-To: <20160504022437.GA4110@rob-hp-laptop>
Hi,
> > The MSM IOMMU is an implementation compatible with the ARM VMSA
> short
> > descriptor page tables. It provides address translation for bus
> > masters outside of the CPU, each connected to the IOMMU through a port
> called micro-TLB.
> > Adding the DT bindings for the same.
> >
> > Signed-off-by: Sricharan R <sricharan@codeaurora.org>
> > ---
> > .../devicetree/bindings/iommu/msm,iommu-v0.txt | 62
> ++++++++++++++++++++++
> > 1 file changed, 62 insertions(+)
> > create mode 100644
> > Documentation/devicetree/bindings/iommu/msm,iommu-v0.txt
> >
> > diff --git a/Documentation/devicetree/bindings/iommu/msm,iommu-v0.txt
> > b/Documentation/devicetree/bindings/iommu/msm,iommu-v0.txt
> > new file mode 100644
> > index 0000000..63b4f96
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/iommu/msm,iommu-v0.txt
> > @@ -0,0 +1,62 @@
> > +* MSM IOMMU
> > +
> > +The MSM IOMMU is an implementation compatible with the ARM VMSA
> short
> > +descriptor page tables. It provides address translation for bus
> > +masters outside of the CPU, each connected to the IOMMU through a
> port called micro-TLB.
> > +
> > +Required Properties:
> > +
> > + - compatible: Must contain "msm,iommu-v0".
>
> SOC specific compatible strings please.
Ok sure. I think I missed being explicit here last time.
>
> > + - reg: Base address and size of the IOMMU registers.
> > + - interrupts: Specifiers for the MMU fault interrupts. For instances
that
> > + support secure mode two interrupts must be specified, for
non-secure
> and
> > + secure mode, in that order. For instances that don't support secure
> mode a
> > + single interrupt must be specified.
> > + - #iommu-cells: The number of cells needed to specify the stream id.
This
> > + is always 1.
> > + - qcom,ncb: The total number of context banks in the IOMMU.
> > + - clocks : List of clocks to be used during SMMU register access. See
> > + Documentation/devicetree/bindings/clock/clock-
> bindings.txt
> > + for information about the format. For each clock specified
> > + here, there must be a corresponding entry in clock-names
> > + (see below).
> > +
> > + - clock-names : List of clock names corresponding to the clocks
> specified in
> > + the "clocks" property (above). See
> > + Documentation/devicetree/bindings/clock/clock-
> bindings.txt
> > + for more info.
>
> You must define how many clocks, their order and their names.
Ok, will update this and repost
Regards,
Sricharan
next prev parent reply other threads:[~2016-05-05 5:10 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-05-01 18:54 [PATCH V3 0/7] iommu/msm: Add DT adaptation and generic bindings support Sricharan R
2016-05-01 18:54 ` [PATCH V3 1/7] iommu/msm: Add DT adaptation Sricharan R
2016-05-01 18:54 ` [PATCH V3 2/7] documentation: iommu: Add bindings for msm, iommu-v0 ip Sricharan R
2016-05-04 2:24 ` [PATCH V3 2/7] documentation: iommu: Add bindings for msm,iommu-v0 ip Rob Herring
2016-05-05 5:10 ` Sricharan [this message]
2016-05-01 18:54 ` [PATCH V3 3/7] iommu/msm: Move the contents from msm_iommu_dev.c to msm_iommu.c Sricharan R
2016-05-01 18:54 ` [PATCH V3 4/7] iommu/msm: Add support for generic master bindings Sricharan R
2016-05-01 18:54 ` [PATCH V3 5/7] iommu/msm: use generic ARMV7S short descriptor pagetable ops Sricharan R
2016-05-01 18:54 ` [PATCH V3 6/7] iommu/msm: Use writel_relaxed and add a barrier Sricharan R
2016-05-01 18:54 ` [PATCH V3 7/7] iommu/msm: Remove driver BROKEN Sricharan R
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='000001d1a68c$648e3a90$2daaafb0$@codeaurora.org' \
--to=sricharan@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).