From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A7798EFD23D for ; Wed, 25 Feb 2026 10:14:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version: Content-Transfer-Encoding:Content-Type:In-Reply-To:From:References:Cc:To: Subject:Date:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=1xOC00gjJFPJdpiyn5CHPHbSMzezj8Q9oycUGd7AY8Q=; b=AnwXUcxyC8lGWVHA1+VdI8wPjF 2aCKHz789XRdS3I5MIGIUMRpqtcUdIkNJwYH7vEReTJIs2nvrMcpVkOHBMyOt9KH3mpwDTOXEwcb8 t4+oE/WYYw6BDS1R+rIEAKJ55l6cTdVfUIwkaAo4S9M3VTTZjPadEm8Mo7pdknUOSj7orKrBEpwNi V2P+KnAQGLIuT1UnDj4j9dQUTvEyiooPDiSAaBYc032XIdjW1+egFhKc03p1rLa1p3M/Wf0up4BDn B+qXPV6zmTPI6T3q+Wcz+ZznIb+4fDt7b1tpgwiKP4qcuah1JjWwdSbpDanOOkDQo+H7MVTob+JWA TwdqlRkw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1vvBu3-00000003kl5-3whs; Wed, 25 Feb 2026 10:13:59 +0000 Received: from mail-norwayeastazon11013028.outbound.protection.outlook.com ([40.107.159.28] helo=OSPPR02CU001.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1vvBu0-00000003kkg-43KY for linux-arm-kernel@lists.infradead.org; Wed, 25 Feb 2026 10:13:58 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ufhZI4HIyLzWq5USXrqkgnvAMqx8kEQAOLKKs7Cf+s3TbUmz4OtMmiT3Bfv8Xmtt5PeYcVv+ccognq0OFtHPJ7mGhQuycYL6crtMwQZVneoqbUj3tB58Xta+4xq1I+t63VmjECSLoE604gMqkT2VF+Zr+GjpJ4f9SNTQeiSRaDkl7Dfa5F3Onwpx6BvGzPFeK6yNTOSmWnMZLsZ7lnnlkEcYMYxhm+pyZGoQ0Y/dz2tTqy4nH3ANtyF8cBGqZ2dAVsBygek09KrdlGTWAZmK2zUSHybnK+M5NblAD4pRXhyv6yqMh7IgHRHF2hkBgUCURdLMmrBFVE2BgXzD6OyGMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1xOC00gjJFPJdpiyn5CHPHbSMzezj8Q9oycUGd7AY8Q=; b=VCCE9f7qyG9Vuvpr4abGl/FU3xnVk0N1F7cSpHisZsdRTGbK+qb89afkfD3+7PtCZs7ijND8pHjAzLLG6yBNW+Malzx7QcDqc810Izc0z6mFLu+IyDJ9ZnWyPG3WJKaWRx5HMXl0Bwx/qI0yWqeaJ/MkGS7aYyEVfqN3RyXp+0g8qc9OxzWUMZfBz28vIkdFj4CzOzamAiVXBywpZpThcAosbsis0Qlp7IMl5+AAeafZmF0isuac1YiBbylTtvEzl+KHExDEFpz+SnDAWpMMNAJRPF4Q9L1b3pp68Vvxv0HQDi7WeCG6U6AfGycIUken2GJ+btXlwlRmZkS0920jvA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1xOC00gjJFPJdpiyn5CHPHbSMzezj8Q9oycUGd7AY8Q=; b=O/2FLvbBaRL85oLNi+PycUvgFFQac2+iKRUph3IaSdqOhfi1/baU5tNje0tJo1dJePnS66IQV+viZj1Xl4q870hDZVtqdn7fTvTPq5BcXbl4nNqatMN85+LsEiqHv/uhljxxrfsFn2xAoHh/s/5E6TYkjC4QdaSXcjmo0AgDNRrYEtkdIpdvCRm48IengCTO60Y+orfUfD60q5kBKMhI6ZXakU20kEulKZzwu8Wwmx2ZWX3KHOk/od76TJ6MY4eNIaMEUHH5P5R9VqLzpwVu/4TFb62Jp4ng1v24jj7VMshxtdVXQ70A5VVh5SM2XAB6O3Mj4SqYWx1XhwNdkOjPbQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by GV1PR04MB10845.eurprd04.prod.outlook.com (2603:10a6:150:20d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.23; Wed, 25 Feb 2026 10:13:43 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::5c3a:1a67:2e02:20d0]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::5c3a:1a67:2e02:20d0%5]) with mapi id 15.20.9632.017; Wed, 25 Feb 2026 10:13:42 +0000 Message-ID: <005e1d75-c326-4017-ad98-92a190099c2c@oss.nxp.com> Date: Wed, 25 Feb 2026 12:13:38 +0200 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 4/4] arm64: dts: freescale: Add minimal support for S32N79 To: Frank Li Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Ulf Hansson , Sascha Hauer , Fabio Estevam , Shawn Guo , Lucas Stach , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Eric Chanudet , Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Larisa Grigore , Andra-Teodora Ilie , Andrei Cherechesu References: <20260224111533.3194883-1-ciprianmarian.costea@oss.nxp.com> <20260224111533.3194883-5-ciprianmarian.costea@oss.nxp.com> Content-Language: en-US From: Ciprian Marian Costea In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: AM0PR02CA0162.eurprd02.prod.outlook.com (2603:10a6:20b:28d::29) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|GV1PR04MB10845:EE_ X-MS-Office365-Filtering-Correlation-Id: 736db362-4dd4-45ed-7c4e-08de74568dbe X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|19092799006|366016; X-Microsoft-Antispam-Message-Info: x2i/4Tqum2dECcIglH1s8RflTJ/I3lwgmliVuSEVEM/hEMUKDe4q17f+aIXqIGLIbaFzeKrgTb+nAhf5b+lhYzgSaR4JwdUvDBGT2T8CaMCFFc0/hhxhOHJ8rCXeKc3fWOWvre4oM2I0EbiPyQklDYfMS1KnYwLujhef5To1dQ6kzUh+yWUGvzoLI4UBEx543bXAbggj8apQk7LtQeV2d5y7tEDZ9fDcYqlTILW/uvOcMIuvaoA+KH/CBDefjSq1evKj94/ZCdXttPmZTQtN4iTKyKqVWNlTjkFg4Lt80Rw77nhHze/Xa/eJTE1kDCFbY3nN5YNF8Kfojc+Wp8wreUj9PcUU0O4vgrfh4sKUkd77L7dt529vzeAKl3DdWL4HofDHUbVqMBlIR3x77WcGaxbsLCkvdOGGXfZnQNZ3QB8QyU7ylLMjYbck/y+VjcnwPC3uLK7ejAOZ0KrHSVg+2ovAoiK01dtr2IwKQfWAmsjx4vkEC3E0vOUzC4cMGJ583yLPmmIrNaHd9E2+ock5wlVLzJ0JvaJPtBhyHb8UM7ge2/S4eTyLc0VMvv86HewIDNScTeoIl6Gql+gF5LDJ/RBBLcdJgasvo160hZUwgHfxh2wP7ajN56dijXiJTWvzkJz0W9Ktxfqs4E6WqNW/wR5gTChmAvtr84mCSgSyMS6RmUAUZLGdAi5xyu0bcfkpulHMP84Hq8NHSUuicRywQsBZ3pGfCaUBAYVNsfarg/E= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(19092799006)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Y0hTKzhWZVRuay9jVzlWQVMwWTk1MDZLMWxpNDlOd29aWW91TEtXL0lja2hm?= =?utf-8?B?M1c1aEhpMDdVeHNITURDZWkyWFN3UVFFRzhRKzdSM2RKNVRvWnAvSm1CZ095?= =?utf-8?B?NHQ0aWw5Q25uR0N4NlpLQmtieFpDNXBzUzRYK2czZFVIV1ArMmsxMGpDbkNJ?= =?utf-8?B?R29qbGlEUzFNOG9mRmE5TGF3aEtFYUFOUWkwNkZRUjI5YlFMbTBTNENTZDQz?= =?utf-8?B?QlZ6QVg0TXRFR0RrMW01Q1IzTGJUSXFjcDZhclR5d0J0K3E4MHZRNmRFU3Na?= =?utf-8?B?dmUvUTRTMkkwNWJEM2Z6eG5DeHBYRmdEOTYxemFqZUdQWU5kNWNSV3BZUm1W?= =?utf-8?B?M2d5Mkg1aDExYnFlNy9abVMyQThST09UWWtBcnYvZWc4VStETGhZVTZrbDNQ?= =?utf-8?B?OGI5MEdaWkVzVVM0WFE2YVJFNVN1Z3M1UG9UbmJtQVN2ZkpwWFN4bzhYc2pF?= =?utf-8?B?TUdXVitNVVNRRzNvTjRwNnBtTXUxRmYyZ0FzdjZDdVIvbEhTK0IxWEh4RGxS?= =?utf-8?B?WEJHa0tOeWI3R0I4WDZNNmgvazVsVUVSTHdFcmp3SnNRSWlxQS9DelBXc0Uy?= =?utf-8?B?VU96Z3JNNFpjRG5IS2lObVZWMytLZ3hiZ0Q3TzRuN0loa1VvWjVlaW81T3Vw?= =?utf-8?B?Zjl6NGZXckI5Q2MxTXVVeFJzc0VocDc3TFJ2MTVXVS9sVEcvV1RWWXRpT1RQ?= =?utf-8?B?VjN6ZDh0SFRPd1MvRG12M0plVEFJZ0ViUG9RaVJmV3A5QmFqZDhLcWowazdo?= =?utf-8?B?MS9rRk5iZUwrTDJqMWpMS21ldTJLc1hSK05QWXc3WFRybUNCUXNZOHA2VGJL?= =?utf-8?B?Uk9hdmZGdU94UkErQS9ONFJoWmx2L0xtUndneFFDbDRpaVVGWGx0TC9WQXpW?= =?utf-8?B?N0lXMkZaZG83ODBnZ3oxNldsb24vRkJnVDF3eHh6ZkNQQUh1MFVuQVM1SFB4?= =?utf-8?B?azNyNldVZVRLNlFXczBqN1lHRFdGNzVaSEFmR3huWXlxKytSSWp3U2RSOGlD?= =?utf-8?B?ZTZHTXhQL3hybkEvYmRPa2I4N1FWOFgwTjQ3YjFNVllrRnRnWS9pUDRPZUls?= =?utf-8?B?Rko3VzNQNlN0TE1MY3BqNGlLV2xqTTF3aXBqdFMvaEE3NHJaa2JkU01JRkNP?= =?utf-8?B?RTZxaFBtdnBWb3FPSm9zaTVkVjM3QUV3aHkvQjZsUW03cVJyWUx1bzRWaFln?= =?utf-8?B?TWxsZkk2ZTFqVE5hUjN2UjFSMVVzdElYNHdJQ2JCMGZUbHQ5SkZNTS96cVZv?= =?utf-8?B?bHJEOHhQWURiY2ZFS1B2ZHd0S1BrM0RKVk45V1hxT2xnWVNTVzVQR3h2WXNT?= =?utf-8?B?VHpWcXlBTDZrK0hubkowWGoyTHozbzlYNDdIbDJIN1B5Y2R0b1dZUDR6SlVN?= =?utf-8?B?WHRrTUNHQ2ptZng4R0cxa2ZJb0M0YWN6L2lDS1dJTFQ0YjZycElwb3VwdDJH?= =?utf-8?B?NUs3aCtXZjVVY0sycit2elYwRzF1M1h5S0lvcThBQWZBUmVWSnhONnRSVi81?= =?utf-8?B?V2sxYzdENU9zZlBoRFdFWGpUZjJRdUxQV1hBRmsvMWNjRER5NGlBWCtGb1F5?= =?utf-8?B?eDlYdXJCWjFreXVOVE9DdzVuRDkvTEd3RDRGYVdTNTQ3eHFVbjQxb1FGNjBj?= =?utf-8?B?bDA4Z0N2THpiUkRnRTVjdWgrZjkreVRUcm90UVdicG9Rdzh3L3ZSYVF5YmIx?= =?utf-8?B?dytObkJKOHlaZzExYTVoUVJsUWF5dVZkOStLS09KRG0wQmlrWVo0Y1VDVUR1?= =?utf-8?B?RFNmeUFHV3NsTElZcllzeVBDcTg0OWtwb0lORitRZFo4M3RxZklNOVNxcnl3?= =?utf-8?B?Qmg0bDM0c1Zka3hkdFo4Vk9CcEpQV2RFbGt1MlgxVXpkY2Y1SlJzWTNnTEdD?= =?utf-8?B?MVFCZnJkMzlnb29pQjFxbFFjYWQzSm9wMDJiVlBpU1duSnVvWXcwbWlnNGNz?= =?utf-8?B?b0xLbGlaVGpkNTVOdXdJK2tKUGoxYzlCKzNxSUowMDhHUU9hUVhwRis4MUxM?= =?utf-8?B?SWJZUmR2YWxONmxQSWpTako2QkVNRHlRTGRZTEhhMkRGOXZCcmFYVnMwV0Fp?= =?utf-8?B?ZStNNEVka2YyOHpqc1VRK2pGb2dadit1ZUxCeGN6MHo2MGpWdDFaZ0NLcGJG?= =?utf-8?B?ZVAzeXV4bnRkUnMvNzlKUnIzNG9POTlyQmF5U01CS2xmbzdneDhZaStLQW9D?= =?utf-8?B?N1NYNUp1czU5bnA4enpxZlBuVFdUY2JuZ3VpVHBjZXkrbUdnbkt0eFN4M0dK?= =?utf-8?B?TmxHYlJKWTJ2eHROTy9BNEtCMCtGV3JEcUQvQ3k1aU1wMllvbHdka3Z2bmFT?= =?utf-8?B?Nzhldml1bGJ2QVpqY2lOKzVPb1BPSE4raGlLWW53OGw2SDRRMDFEU0p5L3p4?= =?utf-8?Q?f9oVkZjnMRaeH4qlD1vcIVHNdlYmI/sOQshwW?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 736db362-4dd4-45ed-7c4e-08de74568dbe X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Feb 2026 10:13:42.9135 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 43J11f0RZE1hAmFpCoYXKPe2W8DkQHe5jX45U3VFAUkWBzUsOC6SEhoy7IrVrHGwkPTIuXSIxGe5e7Pl67ltj6K6IkMoGgFTjbK+GaB1lMs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR04MB10845 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260225_021357_202724_07F8689D X-CRM114-Status: GOOD ( 17.17 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 2/24/2026 11:09 PM, Frank Li wrote: > On Tue, Feb 24, 2026 at 12:15:33PM +0100, Ciprian Costea wrote: >> From: Ciprian Marian Costea >> >> Add device tree support for the NXP S32N79 automotive SoC and the S32N79 >> Reference Design Board (RDB) [1]. >> >> The S32N79 features eight Arm Cortex-A78AE cores organized in four >> dual-core clusters, with a three-level cache hierarchy (L1/L2 per core, >> L3 per dual-core cluster) and 32GB of DRAM memory. It includes an SMMUv3 >> for IOMMU functionality. >> >> On S32N79 SoC, peripherals are organized into subsystems, such as: >> - CIS (Coherent Interconnect Subsystem). >> - COSS (Connectivity Subsystem) >> - FSS (Foundation Subsystem) >> >> This initial support includes basic peripherals: >> - GICv3, SMMUv3 from CIS Subsystem >> - PL011 UARTs and IRQ steering controller from COSS Subsystem >> - uSDHC from FSS Subsystem >> >> Clock and Pin multiplexing settings for the chip are managed over SCMI. >> >> [1] https://www.nxp.com/products/processors-and-microcontrollers/s32-automotive-platform/s32n-vehicle-super-integration-processors:S32N >> >> Co-developed-by: Larisa Grigore >> Signed-off-by: Larisa Grigore >> Co-developed-by: Andra-Teodora Ilie >> Signed-off-by: Andra-Teodora Ilie >> Co-developed-by: Andrei Cherechesu >> Signed-off-by: Andrei Cherechesu >> Signed-off-by: Ciprian Marian Costea >> --- >> arch/arm64/boot/dts/freescale/Makefile | 1 + >> arch/arm64/boot/dts/freescale/s32n79-rdb.dts | 70 ++++ >> arch/arm64/boot/dts/freescale/s32n79.dtsi | 361 +++++++++++++++++++ > > all new dts, run https://github.com/lznuaa/dt-format to keep consistent > node order > > Frank Hello Frank, Very interesting tool. Thanks for the suggestion. I will address the 'dt-format' findings in V2. Best Regards, Ciprian >> 3 files changed, 432 insertions(+) >> create mode 100644 arch/arm64/boot/dts/freescale/s32n79-rdb.dts >> create mode 100644 arch/arm64/boot/dts/freescale/s32n79.dtsi >> >> diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile >> index 700bab4d3e60..e79807bf1820 100644 >> --- a/arch/arm64/boot/dts/freescale/Makefile >> +++ b/arch/arm64/boot/dts/freescale/Makefile >> @@ -501,4 +501,5 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mm-phygate-tauri-l-rs232-rs485.dtb >> dtb-$(CONFIG_ARCH_S32) += s32g274a-evb.dtb >> dtb-$(CONFIG_ARCH_S32) += s32g274a-rdb2.dtb >> dtb-$(CONFIG_ARCH_S32) += s32g399a-rdb3.dtb >> +dtb-$(CONFIG_ARCH_S32) += s32n79-rdb.dtb >> dtb-$(CONFIG_ARCH_S32) += s32v234-evb.dtb >> diff --git a/arch/arm64/boot/dts/freescale/s32n79-rdb.dts b/arch/arm64/boot/dts/freescale/s32n79-rdb.dts >> new file mode 100644 >> index 000000000000..c8b1dcefa2db >> --- /dev/null >> +++ b/arch/arm64/boot/dts/freescale/s32n79-rdb.dts >> @@ -0,0 +1,70 @@ >> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) >> +/* >> + * Copyright 2026 NXP >> + * >> + * NXP S32N79 Reference Design Board (S32N79-RDB) >> + */ >> + >> +/dts-v1/; >> +#include "s32n79.dtsi" >> + >> +/ { >> + model = "NXP S32N79-RDB"; >> + compatible = "nxp,s32n79-rdb", "nxp,s32n79"; >> + >> + aliases { >> + serial0 = &uart0; >> + serial1 = &uart5; >> + serial2 = &uart6; >> + serial3 = &uart7; >> + }; >> + >> + chosen { >> + stdout-path = "serial0:115200n8"; >> + }; >> + >> + memory@80000000 { >> + device_type = "memory"; >> + reg = <0x00 0x80000000 0x00 0x80000000>, >> + <0x88 0x00000000 0x03 0x40000000>, >> + <0xc0 0x00000000 0x03 0x40000000>; >> + }; >> + >> + reserved-memory { >> + #address-cells = <2>; >> + #size-cells = <2>; >> + ranges; >> + >> + scmi_shbuf: shm@93000000 { >> + compatible = "arm,scmi-shmem"; >> + reg = <0x0 0x93000000 0x0 0x80>; >> + no-map; >> + }; >> + }; >> +}; >> + >> +&irqsteer_coss { >> + status = "okay"; >> +}; >> + >> +&uart0 { >> + status = "okay"; >> +}; >> + >> +&uart5 { >> + status = "okay"; >> +}; >> + >> +&uart6 { >> + status = "okay"; >> +}; >> + >> +&uart7 { >> + status = "okay"; >> +}; >> + >> +&usdhc0 { >> + disable-wp; >> + no-sdio; >> + status = "okay"; >> +}; >> diff --git a/arch/arm64/boot/dts/freescale/s32n79.dtsi b/arch/arm64/boot/dts/freescale/s32n79.dtsi >> new file mode 100644 >> index 000000000000..ff4e004fcd7c >> --- /dev/null >> +++ b/arch/arm64/boot/dts/freescale/s32n79.dtsi >> @@ -0,0 +1,361 @@ >> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) >> +/* >> + * NXP S32N79 SoC >> + * >> + * Copyright 2026 NXP >> + */ >> + >> +#include >> + >> +/ { >> + interrupt-parent = <&gic>; >> + #address-cells = <2>; >> + #size-cells = <2>; >> + >> + cpus { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + cpu-map { >> + cluster0 { >> + core0 { >> + cpu = <&cpu0>; >> + }; >> + >> + core1 { >> + cpu = <&cpu1>; >> + }; >> + }; >> + >> + cluster1 { >> + core0 { >> + cpu = <&cpu2>; >> + }; >> + >> + core1 { >> + cpu = <&cpu3>; >> + }; >> + }; >> + >> + cluster2 { >> + core0 { >> + cpu = <&cpu4>; >> + }; >> + >> + core1 { >> + cpu = <&cpu5>; >> + }; >> + }; >> + >> + cluster3 { >> + core0 { >> + cpu = <&cpu6>; >> + }; >> + >> + core1 { >> + cpu = <&cpu7>; >> + }; >> + }; >> + }; >> + >> + cpu0: cpu@0 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x0>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_0>; >> + }; >> + >> + cpu1: cpu@100 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x100>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_0>; >> + }; >> + >> + cpu2: cpu@10000 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x10000>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_1>; >> + }; >> + >> + cpu3: cpu@10100 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x10100>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_1>; >> + }; >> + >> + cpu4: cpu@20000 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x20000>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_2>; >> + }; >> + >> + cpu5: cpu@20100 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x20100>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_2>; >> + }; >> + >> + cpu6: cpu@30000 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x30000>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_3>; >> + }; >> + >> + cpu7: cpu@30100 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a78ae"; >> + reg = <0x30100>; >> + enable-method = "psci"; >> + next-level-cache = <&l2_3>; >> + }; >> + >> + l2_0: l2-cache0 { >> + compatible = "cache"; >> + cache-level = <2>; >> + cache-size = <524288>; >> + cache-line-size = <64>; >> + cache-sets = <512>; >> + cache-unified; >> + next-level-cache = <&l3_0>; >> + }; >> + >> + l2_1: l2-cache1 { >> + compatible = "cache"; >> + cache-level = <2>; >> + cache-size = <524288>; >> + cache-line-size = <64>; >> + cache-sets = <512>; >> + cache-unified; >> + next-level-cache = <&l3_1>; >> + }; >> + >> + l2_2: l2-cache2 { >> + compatible = "cache"; >> + cache-level = <2>; >> + cache-size = <524288>; >> + cache-line-size = <64>; >> + cache-sets = <512>; >> + cache-unified; >> + next-level-cache = <&l3_2>; >> + }; >> + >> + l2_3: l2-cache3 { >> + compatible = "cache"; >> + cache-level = <2>; >> + cache-size = <524288>; >> + cache-line-size = <64>; >> + cache-sets = <512>; >> + cache-unified; >> + next-level-cache = <&l3_3>; >> + }; >> + >> + l3_0: l3-cache0 { >> + compatible = "cache"; >> + cache-level = <3>; >> + cache-size = <1048576>; >> + cache-line-size = <64>; >> + cache-sets = <1024>; >> + cache-unified; >> + }; >> + >> + l3_1: l3-cache1 { >> + compatible = "cache"; >> + cache-level = <3>; >> + cache-size = <1048576>; >> + cache-line-size = <64>; >> + cache-sets = <1024>; >> + cache-unified; >> + }; >> + >> + l3_2: l3-cache2 { >> + compatible = "cache"; >> + cache-level = <3>; >> + cache-size = <1048576>; >> + cache-line-size = <64>; >> + cache-sets = <1024>; >> + cache-unified; >> + }; >> + >> + l3_3: l3-cache3 { >> + compatible = "cache"; >> + cache-level = <3>; >> + cache-size = <1048576>; >> + cache-line-size = <64>; >> + cache-sets = <1024>; >> + cache-unified; >> + }; >> + }; >> + >> + pmu: pmu { >> + compatible = "arm,armv8-pmuv3"; >> + interrupts = ; >> + }; >> + >> + timer: timer { >> + compatible = "arm,armv8-timer"; >> + interrupts = , >> + , >> + , >> + ; >> + }; >> + >> + firmware { >> + scmi: scmi { >> + compatible = "arm,scmi-smc"; >> + shmem = <&scmi_shbuf>; >> + arm,smc-id = <0xc20000fe>; >> + #address-cells = <1>; >> + #size-cells = <0>; >> + status = "okay"; >> + >> + clks: protocol@14 { >> + reg = <0x14>; >> + #clock-cells = <1>; >> + }; >> + }; >> + >> + psci { >> + compatible = "arm,psci-1.0"; >> + method = "smc"; >> + }; >> + }; >> + >> + cis-bus { >> + compatible = "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x4f200000 0x0 0x4f200000 0xc00000>; >> + >> + gic: interrupt-controller@4f200000 { >> + compatible = "arm,gic-v3"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + #interrupt-cells = <3>; >> + interrupt-controller; >> + interrupts = ; >> + reg = <0x4f200000 0x10000>, /* GIC Dist */ >> + <0x4f260000 0x100000>; /* GICR (RD_base + SGI_base) */ >> + ranges; >> + >> + its: msi-controller@4f240000 { >> + compatible = "arm,gic-v3-its"; >> + reg = <0x4f240000 0x20000>; >> + msi-controller; >> + #msi-cells = <1>; >> + }; >> + }; >> + >> + smmu: iommu@4fc00000 { >> + compatible = "arm,smmu-v3"; >> + reg = <0x4fc00000 0x200000>; >> + interrupt-parent = <&gic>; >> + interrupts = , >> + , >> + , >> + ; >> + interrupt-names = "eventq", "gerror", "priq", "cmdq-sync"; >> + #iommu-cells = <1>; >> + dma-coherent; >> + status = "disabled"; >> + }; >> + }; >> + >> + coss-bus { >> + compatible = "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x4a000000 0x0 0x4a000000 0xff0000>, >> + <0x4e000000 0x0 0x4e000000 0x1000000>; >> + >> + uart0: serial@4a030000 { >> + compatible = "arm,pl011", "arm,primecell"; >> + reg = <0x4a030000 0x1000>; >> + clocks = <&clks 0x9a>, <&clks 0x9a>; >> + clock-names = "uartclk", "apb_pclk"; >> + interrupt-parent = <&irqsteer_coss>; >> + interrupts = <264>; >> + status = "disabled"; >> + }; >> + >> + uart5: serial@4a060000 { >> + compatible = "arm,pl011", "arm,primecell"; >> + reg = <0x4a060000 0x1000>; >> + clocks = <&clks 0x9a>, <&clks 0x9a>; >> + clock-names = "uartclk", "apb_pclk"; >> + interrupt-parent = <&irqsteer_coss>; >> + interrupts = <269>; >> + status = "disabled"; >> + }; >> + >> + uart6: serial@4aa30000 { >> + compatible = "arm,pl011", "arm,primecell"; >> + reg = <0x4aa30000 0x1000>; >> + clocks = <&clks 0x9a>, <&clks 0x9a>; >> + clock-names = "uartclk", "apb_pclk"; >> + interrupt-parent = <&irqsteer_coss>; >> + interrupts = <270>; >> + status = "disabled"; >> + }; >> + >> + uart7: serial@4aa40000 { >> + compatible = "arm,pl011", "arm,primecell"; >> + reg = <0x4aa40000 0x1000>; >> + clocks = <&clks 0x9a>, <&clks 0x9a>; >> + clock-names = "uartclk", "apb_pclk"; >> + interrupt-parent = <&irqsteer_coss>; >> + interrupts = <271>; >> + status = "disabled"; >> + }; >> + >> + irqsteer_coss: interrupt-controller@4ed00000 { >> + compatible = "nxp,s32n79-irqsteer"; >> + reg = <0x4ed00000 0x10000>; >> + interrupts = , >> + , >> + , >> + , >> + , >> + , >> + , >> + ; >> + interrupt-controller; >> + interrupt-parent = <&gic>; >> + #interrupt-cells = <1>; >> + clocks = <&clks 0x9a>; >> + clock-names = "ipg"; >> + fsl,channel = <0>; >> + fsl,num-irqs = <512>; >> + status = "disabled"; >> + }; >> + }; >> + >> + fss-bus { >> + compatible = "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x5b490000 0x0 0x5b490000 0x1000>; >> + >> + usdhc0: mmc@5b490000 { >> + compatible = "nxp,s32n79-usdhc"; >> + reg = <0x5b490000 0x1000>; >> + interrupts = ; >> + clocks = <&clks 0x58>, <&clks 0x50>, <&clks 0x5f>; >> + clock-names = "ipg", "ahb", "per"; >> + bus-width = <8>; >> + status = "disabled"; >> + }; >> + }; >> +}; >> -- >> 2.43.0 >>