From: jingoohan1@gmail.com (Jingoo Han)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2] PCI: designware: move remaining rc setup code to dw_pcie_setup_rc()
Date: Wed, 13 Apr 2016 14:51:40 +0900 [thread overview]
Message-ID: <00a901d19548$90bffc20$b23ff460$@com> (raw)
In-Reply-To: <EE11001F9E5DDD47B7634E2F8A612F2E1ED4B88D@lhreml503-mbs>
On Tuesday, April 12, 2016 6:44 PM, Gabriele Paoloni wrote:
>
> Hi Bjorn
>
> [...]
>
> > > >
> > > > What's the hisi plan for resuming after suspend-to-RAM? How does
> > the
> > > > RC get reprogrammed after it loses all its state?
> > >
> > > PM is not part of the driver yet. This is planned for near
> > > future release so haven't made such considerations yet
> > > >
> > > > What would break if hisi did call dw_pcie_setup_rc()? I know you
> > said
> > > > it would overwrite what the bootloader already did, which is true.
> > >
> > > I am try to figure this out now with our HW team.
> > >
> > > >
> > > > But hisi does call dw_pcie_host_init(), so it reads pp->mem (which
> > > > determines pp->mem_base) and pp->lanes from the DT. Other drivers
> > > > then call dw_pcie_setup_rc() which programs the RC based on
> > > > pp->mem_base and pp->lanes. So hisi assumes UEFI programmed the RC
> > to
> > > > match the DT, while the other drivers read the DT and program the
> > RC
> > > > to match. The latter seems more robust because it enforces the
> > > > consistency rather than relying on it.
> > >
> > > Yes I agree with you, however we have preferred to move RC config to
> > > BIOS to have a single driver to support multiple versions of the
> > > same SoC.
> >
> > I think there are two reasonable approaches:
> >
> > 1) A single generic driver that doesn't have any knowledge about the
> > chipset registers; it uses run-time firmware interfaces to manage
> > the bridge. The ACPI pci_root.c driver is the best example so far
> > and works very well. It supports basically all x86 and ia64
> > chipsets and requires no kernel work for new ones.
> >
> > 2) Native drivers specific to each chipset. These may get
> > configuration information from DT, but they do their own
> > register-level programming of the device without run-time help from
> > firmware.
> >
> > I think hisi is a native driver because it uses hip05/hip06 registers
> > to check link state and perform config operations. And apparently you
> > rely on the ATU, BAR, class, and link width programming currently done
> > in dw_pcie_host_init(). But you want to rely on pre-boot firmware to
> > set up the link. That doesn't make sense to me -- if the driver wants
> > to twiddle the registers, it should know how to do it all. I don't
> > see how you can reasonably manage this half-way approach.
> >
> > > The patch I proposed above does the same job as the original patch
> > > proposed by Jisheng and also allows hisi driver to call the moved
> > > code.
> > >
> > > Do you see anything wrong with it?
> >
> > Only that it makes the structure more complicated and we haven't
> > identified a corresponding benefit yet.
>
> Finally I have checked that assigning .host_init function pointer
> in our driver to call dw_pcie_setup_rc() will not affect the values
> already set by BIOS.
>
> Also I agree with you that a hybrid approach is not ideal.
I also agree with Bjorn's opinion.
As far as I know, two approaches are reasonable.
In the case of using UEFI, how about using 'pci-host-generic.c'?
You may consult with Linaro guys for this issue.
Good luck.
Best regards,
Jingoo Han
>
> So I will update the driver to call dw_pcie_setup_rc() from
> .host_init and ask the BIOS team to update the firmware for next
> releases (the driver will be backward compatible anyway).
>
> Also during my investigation I have noticed that in dw_pcie_setup_rc()
> http://lxr.free-electrons.com/source/drivers/pci/host/pcie-designware.c#L762
>
> we use pp->mem_base rather than pp->mem_bus_addr to setup
> memory base and memory limit in the Type1 header...I think this
> is wrong right?
> Also I do not see why this code is needed at all since we overwrite
> this register when we call pci_bus_assign_resources(bus) that
> will end up in calling pci_setup_bridge() and then
> pci_setup_bridge_mmio()...?
>
> Many Thanks
>
> Gab
>
> >
> > Bjorn
> > --
> > To unsubscribe from this list: send the line "unsubscribe linux-pci" in
> > the body of a message to majordomo at vger.kernel.org
> > More majordomo info at http://vger.kernel.org/majordomo-info.html
next prev parent reply other threads:[~2016-04-13 5:51 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-16 11:40 [PATCH v2] PCI: designware: move remaining rc setup code to dw_pcie_setup_rc() Jisheng Zhang
2016-03-17 4:28 ` Pratyush Anand
2016-04-05 23:12 ` Bjorn Helgaas
2016-04-06 14:50 ` Gabriele Paoloni
2016-04-07 2:37 ` Jisheng Zhang
2016-04-07 8:20 ` Gabriele Paoloni
2016-04-07 8:34 ` Jisheng Zhang
2016-04-07 10:06 ` Gabriele Paoloni
2016-04-07 11:42 ` Jisheng Zhang
2016-04-07 14:05 ` Bjorn Helgaas
2016-04-08 13:33 ` Gabriele Paoloni
2016-04-08 16:01 ` Bjorn Helgaas
2016-04-12 9:43 ` Gabriele Paoloni
2016-04-13 5:51 ` Jingoo Han [this message]
2016-04-13 7:57 ` Gabriele Paoloni
2016-04-14 11:52 ` Jingoo Han
2016-04-14 13:08 ` Pratyush Anand
2016-04-14 13:13 ` Gabriele Paoloni
2016-04-21 15:48 ` Bjorn Helgaas
2016-04-21 15:53 ` Gabriele Paoloni
2016-04-07 6:59 ` Pratyush Anand
2016-04-07 8:14 ` Gabriele Paoloni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='00a901d19548$90bffc20$b23ff460$@com' \
--to=jingoohan1@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).