From: ilialin@codeaurora.org (ilialin at codeaurora.org)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 09/10] DT: QCOM: Add cpufreq-dt to msm8996
Date: Tue, 20 Mar 2018 15:46:19 +0200 [thread overview]
Message-ID: <013a01d3c051$d65a9160$830fb420$@codeaurora.org> (raw)
In-Reply-To: <152147812199.242365.11821734771337881765@swboyd.mtv.corp.google.com>
> -----Original Message-----
> From: Stephen Boyd <sboyd@kernel.org>
> Sent: Monday, March 19, 2018 18:49
> To: Ilia Lin <ilialin@codeaurora.org>; linux-arm-kernel at lists.infradead.org;
> linux-arm-msm at vger.kernel.org; linux-clk at vger.kernel.org;
> sboyd at codeaurora.org
> Cc: mark.rutland at arm.com; devicetree at vger.kernel.org;
> rnayak at codeaurora.org; robh at kernel.org; will.deacon at arm.com;
> amit.kucheria at linaro.org; tfinkel at codeaurora.org; ilialin at codeaurora.org;
> nicolas.dechesne at linaro.org; celster at codeaurora.org
> Subject: Re: [PATCH v3 09/10] DT: QCOM: Add cpufreq-dt to msm8996
>
> Quoting Ilia Lin (2018-02-14 05:59:51)
> > diff --git a/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi
> > b/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi
> > index 492a011..930f68b 100644
> > --- a/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi
> > +++ b/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi
> > @@ -1,5 +1,5 @@
> > /*
> > - * Copyright (c) 2014-2016, The Linux Foundation. All rights reserved.
> > + * Copyright (c) 2014-2016,2018 The Linux Foundation. All rights reserved.
> > *
> > * This program is free software; you can redistribute it and/or modify
> > * it under the terms of the GNU General Public License version 2 and
>
> Why?
The file was changed again in 2018. I'm reflecting this in the file dates.
>
> > diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi
> > b/arch/arm64/boot/dts/qcom/msm8996.dtsi
> > index 4b2afcc..0359197 100644
> > --- a/arch/arm64/boot/dts/qcom/msm8996.dtsi
> > +++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi
> > @@ -144,6 +152,182 @@
> > };
> > };
> >
> > + cluster0_opp: opp_table0 {
> > + compatible = "operating-points-v2";
> > + opp-shared;
> > +
> > + opp at 307200000 {
> > + opp-hz = /bits/ 64 < 307200000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 422400000 {
> > + opp-hz = /bits/ 64 < 422400000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 480000000 {
>
> It looks like opp-480000000 now instead of opp@<freq>.
Will be changed in the next spin.
>
> > + opp-hz = /bits/ 64 < 480000000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 556800000 {
> > + opp-hz = /bits/ 64 < 556800000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 652800000 {
> > + opp-hz = /bits/ 64 < 652800000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 729600000 {
> > + opp-hz = /bits/ 64 < 729600000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 844800000 {
> > + opp-hz = /bits/ 64 < 844800000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 960000000 {
> > + opp-hz = /bits/ 64 < 960000000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1036800000 {
> > + opp-hz = /bits/ 64 < 1036800000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1113600000 {
> > + opp-hz = /bits/ 64 < 1113600000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1190400000 {
> > + opp-hz = /bits/ 64 < 1190400000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1228800000 {
> > + opp-hz = /bits/ 64 < 1228800000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1324800000 {
> > + opp-hz = /bits/ 64 < 1324800000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1401600000 {
> > + opp-hz = /bits/ 64 < 1401600000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1478400000 {
> > + opp-hz = /bits/ 64 < 1478400000 >;
> > + clock-latency-ns = <200000>;
> > + };
> > + opp at 1593600000 {
> [...]
> > +
> > + };
> > thermal-zones {
> > cpu-thermal0 {
> > polling-delay-passive = <250>; @@ -403,7
> > +587,7 @@
> > };
> >
> > kryocc: clock-controller at 6400000 {
> > - compatible = "qcom,apcc-msm8996";
> > + compatible = "qcom-msm8996-apcc";
>
> Bad change?
This was required by Rob Herring.
>
> > reg = <0x6400000 0x90000>;
> > #clock-cells = <1>;
> > };
> > diff --git a/drivers/cpufreq/cpufreq-dt-platdev.c
> > b/drivers/cpufreq/cpufreq-dt-platdev.c
> > index 3b585e4..b6cd0ae 100644
> > --- a/drivers/cpufreq/cpufreq-dt-platdev.c
> > +++ b/drivers/cpufreq/cpufreq-dt-platdev.c
> > @@ -95,6 +95,9 @@
> > { .compatible = "xlnx,zynq-7000", },
> > { .compatible = "xlnx,zynqmp", },
> >
> > + { .compatible = "qcom,msm8996", },
> > + { .compatible = "qcom,apq8096", },
> > +
>
> Why can't we base it on the kryocc node being present?
This could be good idea, if I would writing a platform specific cpufreq driver, which may be a future option.
> Or even populate
> the cpufreq-dt from the kryocc driver?
There is a problem that during the clock probe the OPP table still doesn't exist.
next prev parent reply other threads:[~2018-03-20 13:46 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-14 13:59 [PATCH v3 00/10] clk: qcom: CPU clock driver for msm8996 Ilia Lin
2018-02-14 13:59 ` [PATCH v3 01/10] soc: qcom: Separate kryo l2 accessors from PMU driver Ilia Lin
2018-03-19 17:45 ` Stephen Boyd
2018-03-20 18:42 ` ilialin at codeaurora.org
2018-02-14 13:59 ` [PATCH v3 02/10] clk: qcom: Make clk_alpha_pll_configure available to modules Ilia Lin
2018-03-19 17:45 ` Stephen Boyd
2018-02-14 13:59 ` [PATCH v3 03/10] clk: qcom: Add CPU clock driver for msm8996 Ilia Lin
2018-03-19 17:36 ` Stephen Boyd
2018-03-20 14:18 ` ilialin at codeaurora.org
2018-03-20 20:01 ` Stephen Boyd
2018-03-22 10:47 ` ilialin at codeaurora.org
2018-04-06 18:18 ` Stephen Boyd
2018-02-14 13:59 ` [PATCH v3 04/10] clk: qcom: Add DT bindings for " Ilia Lin
2018-02-19 3:12 ` Rob Herring
2018-03-19 17:46 ` Stephen Boyd
2018-03-20 18:43 ` ilialin at codeaurora.org
2018-02-14 13:59 ` [PATCH v3 05/10] clk: qcom: cpu-8996: Add support to switch to alternate PLL Ilia Lin
2018-03-19 17:47 ` Stephen Boyd
2018-03-20 18:45 ` ilialin at codeaurora.org
2018-02-14 13:59 ` [PATCH v3 06/10] clk: qcom: cpu-8996: Add support to switch below 600Mhz Ilia Lin
2018-03-19 17:49 ` Stephen Boyd
2018-02-14 13:59 ` [PATCH v3 07/10] clk: qcom: clk-cpu-8996: Prepare PLLs on probe Ilia Lin
2018-03-19 16:50 ` Stephen Boyd
2018-03-20 13:53 ` ilialin at codeaurora.org
2018-03-20 20:03 ` Stephen Boyd
2018-02-14 13:59 ` [PATCH v3 08/10] clk: qcom: Add ACD path to CPU clock driver for msm8996 Ilia Lin
2018-03-19 16:57 ` Stephen Boyd
2018-03-19 18:16 ` Robin Murphy
2018-03-19 21:21 ` Stephen Boyd
2018-03-22 18:56 ` Robin Murphy
2018-03-20 14:04 ` ilialin at codeaurora.org
2018-03-20 20:04 ` Stephen Boyd
2018-02-14 13:59 ` [PATCH v3 09/10] DT: QCOM: Add cpufreq-dt to msm8996 Ilia Lin
2018-03-19 16:48 ` Stephen Boyd
2018-03-20 13:46 ` ilialin at codeaurora.org [this message]
2018-03-20 20:06 ` Stephen Boyd
2018-03-20 20:34 ` ilialin at codeaurora.org
2018-03-20 21:46 ` Stephen Boyd
2018-02-14 13:59 ` [PATCH v3 10/10] DT: QCOM: Add thermal mitigation " Ilia Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='013a01d3c051$d65a9160$830fb420$@codeaurora.org' \
--to=ilialin@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).