From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4F24EEB64D9 for ; Thu, 15 Jun 2023 07:37:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:CC:To:From:Reply-To:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=QaGrXjYYl7qQ4twA+wp+SPiv+NS2aRMdK6h5XLSFXJI=; b=RyfvOvSa05L+d5 Ad+pmk5KGsoJfEqxLmIIa5DIzl2fTlTSjFr+9yDllbyi0HJs+RSEG/6gBfkkXjXOnEjS0curwX6ZG REcJE1jJJKnBwcznYLAPpW+puvLDpQFbAI05DvSYZJEXtbRX6UEmSpkskCB9/nMeHE5Ulp8IbdVtT XEFcv5fYARhHliSgbJ+oAkofUuZdQQootAXEslzEs7ercqIlN+niqdF9ZuuLZChGSQwyTL4UGysab Ge9pO3pNzJVJmxAHbzoI1ZhGQtyUSmX5BZLXc+Qqh8UhSp9Upiw34/TKGaEkQe1pF+bDiUvKE+S/V rw0kJUoq4pDddIwHs9AA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q9hXi-00E2Me-0R; Thu, 15 Jun 2023 07:37:18 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q9hXc-00E2KZ-36 for linux-arm-kernel@lists.infradead.org; Thu, 15 Jun 2023 07:37:17 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1686814632; x=1718350632; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-id:content-transfer-encoding: mime-version; bh=wvzAcqcO319AM7MA9tTQjyVDtHhQ7wsk0EedgSwL1nc=; b=TJ63qBfQbB+UTGXyAWFVB3JXmaINj9akkccUFj/PBVnoZEpAuJMq+B1b JJZ5/DViIL7AeS7KwcHy+lVO0T2kw55q1liqMkIjREW1X0mzxs2mlfyJ/ Vvz0hkJ/clEFNvXMps8duKf1zKMV/f974skCcm58V59K3kDImHhA6fi+0 vBSimyga+yE3Sli1o4ArSW87QVgmxIBV4vlnmbEJ92ij3myC0FfEjebSe iZ6UkLWJrYlNtnWm6tvuW0UVGwtHy1QUZBDLPNsQNh+5qWYIBw6zlhcad PVYlmZLbOQ+K06SC6dyLjPbh5WCSo4fW7yzi08glEc3CSjfTpDpdK4Cr2 A==; X-IronPort-AV: E=Sophos;i="6.00,244,1681196400"; d="scan'208";a="230248481" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 Jun 2023 00:37:09 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 15 Jun 2023 00:37:02 -0700 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Thu, 15 Jun 2023 00:37:02 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=l/8ycvjvIC8N3rEsbTqGRF9KuArKtJxTylS0iGRVJIVW4fnWO81RPGahOqiIV7cISoMwNTagB5Mi1K9YIy5QlUjqdVobHQAoS3ZH8cWKEHeiCibROdYmy/zNIx8E8w+Lz+fxJJ8ZYCCh1A5gvIcywYk469LpuvmaalOuL2+45zaMHl9plEK6PByaVQ/UeGjEnti5DyIP92/deoIuvqI+oZYkJXhOehS6YDvMEt3JnSm8cy6MF6D9aGHEg8bE8Y5Q/QudcxwbpXNa/GUHtZsnFFlCb5Yi4mMC5+09ynLdSJ13YH5B0sor0nLCqgqpWrozbRX6DQJKtleEK9XS00NwKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wvzAcqcO319AM7MA9tTQjyVDtHhQ7wsk0EedgSwL1nc=; b=EJkDoAi7OKGduAVtYvmxnXqjKM5d0CLx/RrzYILMEFp5Hp62Y8ACPKanSClhualj48S4eOgUcXXb8jNpNfyhLFXq2NpFMMEAD5okqtNaq5Gj3NOl2Ly9zeH5/3y13iWoDqwx+Vc//KQIaPgh/YPHxZ85MFf2W+NEkOiDC/Hw/8tG70+516BMi6/iu6tjtrX3+SMi8UUSH4Sf6iX1umOx88jivD/VqA3+VMt+zxyto7McUbJiDPqpJyIlGN8qgHXd9CKqDY7oV6cQw+Tp9XmSzn8dnI3uY+RBwLTRDU8H9yAamJr4C+jq97J+g17wqATMCpGxw1rPBdGn3HKLPuTogQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wvzAcqcO319AM7MA9tTQjyVDtHhQ7wsk0EedgSwL1nc=; b=e9sLvash+ai85k2bUJF9BV6uNk9VC3aIHeRSnb/bn2EylBL6nRTuizd9jsVzo5NAc2YN6l5pDz8MzcVU/xcM7rO+DloJ5XUENQt4vCMoQ4xOdvH962Cffwpht8pzTA1cEOljjbkmuFIU7EINIPlj0GvCNLS0XqCr8Mf6tPOnBBU= Received: from SJ2PR11MB7648.namprd11.prod.outlook.com (2603:10b6:a03:4c3::17) by BN9PR11MB5243.namprd11.prod.outlook.com (2603:10b6:408:134::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6477.38; Thu, 15 Jun 2023 07:36:59 +0000 Received: from SJ2PR11MB7648.namprd11.prod.outlook.com ([fe80::27bf:a69f:806f:67be]) by SJ2PR11MB7648.namprd11.prod.outlook.com ([fe80::27bf:a69f:806f:67be%5]) with mapi id 15.20.6433.024; Thu, 15 Jun 2023 07:36:59 +0000 From: To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , Subject: Re: [PATCH 04/21] ARM: dts: at91: sam9x7: add device tree for soc Thread-Topic: [PATCH 04/21] ARM: dts: at91: sam9x7: add device tree for soc Thread-Index: AQHZn1wqDsFYchD6oEuFdmlvTT6RVw== Date: Thu, 15 Jun 2023 07:36:58 +0000 Message-ID: <02b4617d-02c8-48a3-8ae6-0b25e3216ef2@microchip.com> References: <20230603200243.243878-1-varshini.rajendran@microchip.com> <20230603200243.243878-5-varshini.rajendran@microchip.com> In-Reply-To: <20230603200243.243878-5-varshini.rajendran@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: user-agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.11.0 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=microchip.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: SJ2PR11MB7648:EE_|BN9PR11MB5243:EE_ x-ms-office365-filtering-correlation-id: afc1922a-8746-4647-8354-08db6d734d68 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: XhOp/6h2JNrEYM4HNZqiiOkwOI3VEe5dFGvfh+Gy3im8ia5xOyYhaMOMEbOT7dJZ2ZxQdrotg8HjRxQLhqC8vLrDE+YqKwe9TcXeyoXaJ7Sp8uW7XR9TuH15EyOrd6fVLzBi4b+DV5yWlg7uQ7cNhmOVzgabHenYx8S59XUZI2CZx0f8bpvysvlpOYOKpc43yFY5z00vPKl0EeHYwaIjuvm8l+aDyf0mgGM3eGdIrOp5MTqirBul7KFnk3vpEBrTbH4p09qS2H4oI5VVTnZ9PAl/w2gwGmm09lCMlCuMBZCu49idnpx1v60Je30JmMR4b39i65W+clIQjfBmOdLuw+hCCFKL54Vl+VWwVrqSspbcrR8QCVQ+i3rsDqUqplrGRAt9kN8JLIXzoEDDFwgXrXYZty0CROgLdZv4pv8geKywJsnvJKETBA0PyWTlg0q41T/oEZBf8Rcn92Ys6TCVpxClhYlxjV667AX5y5vrRqfrDq/s2EL7TozBmyhCv3wmVr7907P9TlUNjGAb4O2rdSK5EU2OTJxQH4XmKShcEpqECpbYKZPja1K5GUinhRQck7JGJELAaAeHIsVaP3XHVvPcjOskiPtuHyeQtUKieA9yAkSD21yaubx7k7o+9fcfl8LWnAdvPEYtoHe0+nctOUxy/ApgzTKgR/jjHNX9ibnqfDrsFeGXrveM3p5EZJW2OC27hPKOFXjB0qlDDipz+w== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ2PR11MB7648.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(39860400002)(346002)(366004)(396003)(136003)(376002)(451199021)(4326008)(66556008)(91956017)(66946007)(316002)(66476007)(66446008)(64756008)(76116006)(6486002)(71200400001)(36756003)(110136005)(107886003)(8676002)(5660300002)(31686004)(8936002)(41300700001)(478600001)(54906003)(31696002)(30864003)(53546011)(86362001)(7416002)(38070700005)(186003)(2906002)(38100700002)(122000001)(921005)(83380400001)(6512007)(26005)(6506007)(2616005)(43740500002)(45980500001)(579004)(559001);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?ZWQxMExHNGJnWmw4UzN4NDZZM29meDZ2cnZJT0lDeHhOaTdMTnJtbWlDQ0Nx?= =?utf-8?B?MFZEYVJ0TUtsVGtVTnltT3l4VTBWK3RLbzBObFlEd0JMNlZWUVAwZTZXQVdG?= =?utf-8?B?MUdSSGhpYUlCWXFCNDN2czFTOHg4TXhpakN1Y3VxQTQrbVduWjZxT3Fxb2xm?= =?utf-8?B?YTRTbzFwVDN4L0UrQlEvMXY1TnozVU1XNW9pOFhtZCs1YTAwdkl4NklPQWJZ?= =?utf-8?B?a2tobCtpV29OYWNTQ1RwN1VBWXQ3TG8yUEl5MnE3MlA3U01wdVVEa1NNaTZw?= =?utf-8?B?cGRYcFhzbDVzcDB6QjhRcTNJdFE4SU51RVVyMkFpc2xEbklvdFVTMXdqUTJJ?= =?utf-8?B?RzlFRFlYaGlWOHBTTDRDYjZlQWJvOHgydVlXSlY4UkQ4bFQ1N2RLMTQwMDVK?= =?utf-8?B?d2RBU1Z4SWxTc3d1TXp6YktBazZwYUYvZHN4elhla1lvYkFHUVlDZ2FoOHZI?= =?utf-8?B?R1lSQ2p1eTA2R25nYUlyZHVGb1l2QTZxY0tMV3pQMnRWTUNFc0hSdmtDR1Zx?= =?utf-8?B?NTZOaWtQKysvcUR2cm1iYXhxeTQ0aWhSSHR2dTJ4aFZGQ1ZGQXNMbFBTM3pI?= =?utf-8?B?TkkxSWxGWUs5RWVJdDJDUnMwNDlWNEdMc1AvcFRQNWcrb3ZnZ0RLdm1RSHZO?= =?utf-8?B?TU1CamI5aENWSDdkZVZNdVVCR1czMGNVL3FPK2hwZ1Bra2lPSSt3a3l3Nnhj?= =?utf-8?B?eXdoNDdwZUEyY3pNOVNMblg0MVBKb1QwY1k3L2o0cFdUbGErSmQvVU5Vc0lG?= =?utf-8?B?UVhMdlhEMC9DV2FRRllOYWJGQTJNVmloSTdKY05OOC9LWlUwVGNYZXNLT1FK?= =?utf-8?B?R1hvZ01ERWRZbW16RjYzSVVKRHJHN3I1bkVPUTVYQUI3cUY4Rlk3L3hnc3lD?= =?utf-8?B?emxmN0RmV1hIVUJqamZuTXJaZWlOeTNSK2ptMEFwai9qTFZ4WG5WckxGWE4w?= =?utf-8?B?QXBGRlI3SUlvYkVadFVRTXZSNUw2QVRuemdiRTdRSzJZM3d6RUV6WHAzMFdr?= =?utf-8?B?dzhWZ3ducGFzOHhsdHhkOU0zWVJFZ092VTEwYVhublBxOVVUME9aUFlndm1G?= =?utf-8?B?aWVpOFpaVEVHTlBYZzJpL1cxaHJMR0ZHcGlrRlZsTndmbGNjRkc4UG1CazRx?= =?utf-8?B?M3NwYlg5ZGNueHoxNGZxY2JrTm5TYUpmUXQ0aitVK3M4YmRoYVZGWFVMNU5X?= =?utf-8?B?VEJLemlVTWxWSTJZbllRYktzaFZ5THg3YzgvNWhIUnBoZUo2LzROam5Cb3Ji?= =?utf-8?B?R1hDVWZJYmZOY2RZWnZlV2daUUhyMitrcWdJeWdpdXhGQnJuSWh1QW90RDJ4?= =?utf-8?B?S2xrNXF6U0c2TGlzTzBtRHdvd09LalB1Vy9lOGRmdlBmTmVtZmhyYkpXL0dF?= =?utf-8?B?ejJqWUE2akRENWpLWUpEN1pUOXlqR1lTaFEvUjloY1M3VmpaODhUdkVDaGNt?= =?utf-8?B?citOZ3g3dlo4ZzRJdVNIOUNxaE5aWW9HYzU4QjcvRDFCSmE4c1k0MDd3VkVu?= =?utf-8?B?L0tvc29Cdy93T1J6Y3d1a3oyVklRRDlFODhJOTNYT2xORTdKYlBreGpzTHV3?= =?utf-8?B?b1ZYblY4MW50WE9Hc3NoVHkvRVFlOW5jZ3FqNmZFMHd5amhYMVlGK2xPdWZD?= =?utf-8?B?Zy95MEI1bXJpRlVaamlLRVRIK2RCb09Jd2RrMUVZbjA4LzlpRGh2bHZPaUJk?= =?utf-8?B?R01CQUhXOVljMDlMdW1YZUhmTzRYUS9ydkRmdnBMeVVyazdEa0VNMlhjbURs?= =?utf-8?B?QnJjSGd5Uk5DZ0NIcjRLeEs1cTdLZHltdGNqZFhSdVMrZFE1YkpLZHdpUWZn?= =?utf-8?B?QWl2Y0RCbCtheS9xY1Mya0FqaHJnZ2drcTRUVE1zTS9ZcjBQZDBGcURXZjl6?= =?utf-8?B?Q2ZUODJzRllBa3pHN2lIYk45eG1wUU5BVnFsbHN3Ty9uM1RTaEd2MzJ5NTZw?= =?utf-8?B?TG1qNDFESm9aNENLVU1ZM2pXZnFHZU9CWHNiRVRRZktmbzBxcnlEdnFqaFla?= =?utf-8?B?bDk1cjNIeHo1UlVMUDI0UVRvaENnL2ExL21uYUlobjljSGRUSWlxVVhqbnJ4?= =?utf-8?B?THZtWkVKQzB3bnBIUXArNzhDL1ZiUTNPeGxiTjd3aDE0bmZRVld4K1A2VFNy?= =?utf-8?Q?2WWQHBeTLX4Xhu8dgcfsAfr5A?= Content-ID: MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SJ2PR11MB7648.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: afc1922a-8746-4647-8354-08db6d734d68 X-MS-Exchange-CrossTenant-originalarrivaltime: 15 Jun 2023 07:36:59.0046 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: klx5gWoW/Mwz4b/dXTYDi4rcvPdekT7OXdrPA351uNRV+XDQGX+1acluuFN+t0R325zz1F1NWdxr+LzFJheDGOQK1qoX8RnijkV3dHJgZtY= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR11MB5243 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230615_003713_069153_C7332670 X-CRM114-Status: GOOD ( 17.86 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 03.06.2023 23:02, Varshini Rajendran wrote: > Add device tree file for SAM9X7 SoC family > > Signed-off-by: Varshini Rajendran > [nicolas.ferre@microchip.com: add support for gmac to sam9x7] > Signed-off-by: Nicolas Ferre > [balamanikandan.gunasundar@microchip.com: Add device node csi2host and isc] > Signed-off-by: Balamanikandan Gunasundar > --- > arch/arm/boot/dts/sam9x7.dtsi | 1333 +++++++++++++++++++++++++++++++++ > 1 file changed, 1333 insertions(+) > create mode 100644 arch/arm/boot/dts/sam9x7.dtsi > > diff --git a/arch/arm/boot/dts/sam9x7.dtsi b/arch/arm/boot/dts/sam9x7.dtsi > new file mode 100644 > index 000000000000..f98160182fe6 > --- /dev/null > +++ b/arch/arm/boot/dts/sam9x7.dtsi > @@ -0,0 +1,1333 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * sam9x7.dtsi - Device Tree Include file for Microchip SAM9X7 SoC family > + * > + * Copyright (C) 2022 Microchip Technology Inc. and its subsidiaries > + * > + * Author: Varshini Rajendran > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/ { > + #address-cells = <1>; > + #size-cells = <1>; > + model = "Microchip SAM9X7 SoC"; > + compatible = "microchip,sam9x7"; > + interrupt-parent = <&aic>; > + > + aliases { > + serial0 = &dbgu; > + gpio0 = &pioA; > + gpio1 = &pioB; > + gpio2 = &pioC; > + gpio3 = &pioD; > + }; > + > + cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + > + cpu@0 { > + compatible = "arm,arm926ej-s"; > + device_type = "cpu"; > + reg = <0>; > + }; > + }; > + > + clocks { > + slow_xtal: slow_xtal { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + > + main_xtal: main_xtal { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + }; > + > + sram: sram@300000 { > + compatible = "mmio-sram"; > + reg = <0x300000 0x10000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0 0x300000 0x10000>; > + }; > + > + ahb { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + usb0: gadget@500000 { > + compatible = "microchip,sam9x60-udc"; > + reg = <0x500000 0x100000>, > + <0xf803c000 0x400>; > + #address-cells = <1>; > + #size-cells = <0>; > + interrupts = <23 IRQ_TYPE_LEVEL_HIGH 2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 23>, <&pmc PMC_TYPE_CORE PMC_UTMI>; > + clock-names = "pclk", "hclk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>; > + assigned-clock-rates = <480000000>; > + status = "disabled"; > + }; > + > + ohci0: usb@600000 { > + compatible = "atmel,at91rm9200-ohci", "usb-ohci"; > + reg = <0x600000 0x100000>; > + interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_SYSTEM 6>; > + clock-names = "ohci_clk", "hclk", "uhpck"; > + status = "disabled"; > + }; > + > + ehci0: usb@700000 { > + compatible = "atmel,at91sam9g45-ehci", "usb-ehci"; > + reg = <0x700000 0x100000>; > + interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>; > + clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 22>; > + clock-names = "usb_clk", "ehci_clk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>; > + assigned-clock-rates = <480000000>; > + status = "disabled"; > + }; > + > + sdmmc0: sdio-host@80000000 { > + compatible = "microchip,sam9x60-sdhci"; > + reg = <0x80000000 0x300>; > + interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 12>, <&pmc PMC_TYPE_GCK 12>; > + clock-names = "hclock", "multclk"; > + assigned-clocks = <&pmc PMC_TYPE_GCK 12>; > + assigned-clock-rates = <100000000>; > + status = "disabled"; > + }; > + > + sdmmc1: sdio-host@90000000 { > + compatible = "microchip,sam9x60-sdhci"; > + reg = <0x90000000 0x300>; > + interrupts = <26 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 26>, <&pmc PMC_TYPE_GCK 26>; > + clock-names = "hclock", "multclk"; > + assigned-clocks = <&pmc PMC_TYPE_GCK 26>; > + assigned-clock-rates = <100000000>; > + status = "disabled"; > + }; > + }; > + > + apb { any reason apb isn't under ahb ? > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + flx4: flexcom@f0000000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0000000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0000000 0x800>; > + status = "disabled"; > + > + uart4: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi4: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c4: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx5: flexcom@f0004000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0004000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0004000 0x800>; > + status = "disabled"; > + > + uart5: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi5: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c5: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + dma0: dma-controller@f0008000 { > + compatible = "microchip,sam9x60-dma", "atmel,sama5d4-dma"; > + reg = <0xf0008000 0x1000>; > + interrupts = <20 IRQ_TYPE_LEVEL_HIGH 0>; > + #dma-cells = <1>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 20>; > + clock-names = "dma_clk"; > + status = "disabled"; > + }; > + > + ssc: ssc@f0010000 { > + compatible = "atmel,at91sam9g45-ssc"; > + reg = <0xf0010000 0x4000>; > + interrupts = <28 IRQ_TYPE_LEVEL_HIGH 5>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(38))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(39))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 28>; > + clock-names = "pclk"; should this one be enabled by default? > + }; > + > + gpu: gfx2d@f0018000 { > + compatible = "microchip,sam9x60-gfx2d"; > + reg = <0xf0018000 0x4000>; > + interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 36>; > + clock-names = "periph_clk"; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; There is no mainline support for this node at the moment. It should be removed. > + > + i2s: i2s@f001c000 { > + compatible = "microchip,sam9x60-i2smcc"; > + reg = <0xf001c000 0x100>; > + interrupts = <34 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(36))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(37))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 34>, <&pmc PMC_TYPE_GCK 34>; > + clock-names = "pclk", "gclk"; > + status = "disabled"; > + }; > + > + flx11: flexcom@f0020000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0020000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0020000 0x800>; > + status = "disabled"; > + > + uart11: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <32 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(22))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(23))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c11: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <32 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(22))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(23))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx12: flexcom@f0024000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0024000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0024000 0x800>; > + status = "disabled"; > + > + uart12: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(24))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(25))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c12: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(24))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(25))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + pit64b0: timer@f0028000 { > + compatible = "microchip,sam9x60-pit64b"; > + reg = <0xf0028000 0x100>; > + interrupts = <37 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 37>, <&pmc PMC_TYPE_GCK 37>; > + clock-names = "pclk", "gclk"; > + }; > + > + sha: sha@f002c000 { > + compatible = "atmel,at91sam9g46-sha"; > + reg = <0xf002c000 0x100>; > + interrupts = <41 IRQ_TYPE_LEVEL_HIGH 0>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(34))>; > + dma-names = "tx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 41>; > + clock-names = "sha_clk"; > + }; > + > + trng: trng@f0030000 { > + compatible = "microchip,sam9x60-trng"; > + reg = <0xf0030000 0x100>; > + interrupts = <38 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 38>; > + status = "disabled"; > + }; > + > + aes: aes@f0034000 { > + compatible = "atmel,at91sam9g46-aes"; > + reg = <0xf0034000 0x100>; > + interrupts = <39 IRQ_TYPE_LEVEL_HIGH 0>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(32))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(33))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 39>; > + clock-names = "aes_clk"; > + }; > + > + tdes: tdes@f0038000 { > + compatible = "atmel,at91sam9g46-tdes"; > + reg = <0xf0038000 0x100>; > + interrupts = <40 IRQ_TYPE_LEVEL_HIGH 0>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(31))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(30))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 40>; > + clock-names = "tdes_clk"; > + }; > + > + classd: classd@f003c000 { > + compatible = "atmel,sama5d2-classd"; > + reg = <0xf003c000 0x100>; > + interrupts = <42 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(35))>; > + dma-names = "tx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 42>, <&pmc PMC_TYPE_GCK 42>; > + clock-names = "pclk", "gclk"; > + status = "disabled"; > + }; > + > + pit64b1: timer@f0040000 { > + compatible = "microchip,sam9x60-pit64b"; > + reg = <0xf0040000 0x100>; > + interrupts = <58 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 58>, <&pmc PMC_TYPE_GCK 58>; > + clock-names = "pclk", "gclk"; > + }; > + > + can0: can@f8000000 { > + compatible = "bosch,m_can"; > + reg = <0xf8000000 0x100>, <0x300000 0x7800>; > + reg-names = "m_can", "message_ram"; > + interrupts = <29 IRQ_TYPE_LEVEL_HIGH 0 > + 68 IRQ_TYPE_LEVEL_HIGH 0>; > + interrupt-names = "int0", "int1"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 29>, <&pmc PMC_TYPE_GCK 29>; > + clock-names = "hclk", "cclk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_GCK 29>; > + assigned-clock-rates = <480000000>, <40000000>; > + assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_CORE PMC_UTMI>; > + bosch,mram-cfg = <0x3400 0 0 64 0 0 32 32>; > + status = "disabled"; > + }; > + > + can1: can@f8004000 { > + compatible = "bosch,m_can"; > + reg = <0xf8004000 0x100>, <0x300000 0xbc00>; > + reg-names = "m_can", "message_ram"; > + interrupts = <30 IRQ_TYPE_LEVEL_HIGH 0 > + 69 IRQ_TYPE_LEVEL_HIGH 0>; > + interrupt-names = "int0", "int1"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 30>, <&pmc PMC_TYPE_GCK 30>; > + clock-names = "hclk", "cclk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_GCK 30>; > + assigned-clock-rates = <480000000>, <40000000>; > + assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_CORE PMC_UTMI>; > + bosch,mram-cfg = <0x7800 0 0 64 0 0 32 32>; > + status = "disabled"; > + }; > + > + tcb: timer@f8008000 { > + compatible = "microchip,sam9x60-tcb", "simple-mfd", "syscon"; > + reg = <0xf8008000 0x100>; > + #address-cells = <1>; > + #size-cells = <0>; > + interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 17>, <&clk32k 0>; > + clock-names = "t0_clk", "slow_clk"; > + status = "disabled"; > + }; > + > + flx6: flexcom@f8010000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8010000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8010000 0x800>; > + status = "disabled"; > + > + uart6: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(12))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(13))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c6: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(12))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(13))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx7: flexcom@f8014000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8014000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8014000 0x800>; > + status = "disabled"; > + > + uart7: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(14))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(15))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c7: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(14))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(15))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx8: flexcom@f8018000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8018000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8018000 0x800>; > + status = "disabled"; > + > + uart8: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(16))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(17))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c8: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(16))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(17))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx0: flexcom@f801c000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf801c000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf801c000 0x800>; > + status = "disabled"; > + > + uart0: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi0: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c0: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx1: flexcom@f8020000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8020000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8020000 0x800>; > + status = "disabled"; > + > + uart1: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi1: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c1: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx2: flexcom@f8024000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8024000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8024000 0x800>; > + status = "disabled"; > + > + uart2: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi2: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c2: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx3: flexcom@f8028000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8028000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8028000 0x800>; > + status = "disabled"; > + > + uart3: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi3: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c3: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + gmac: ethernet@f802c000 { > + compatible = "microchip,sam9x7-gem"; > + reg = <0xf802c000 0x1000>; > + interrupts = <24 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 0 */ > + 60 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 1 */ > + 61 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 2 */ > + 62 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 3 */ > + 63 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 4 */ > + 64 IRQ_TYPE_LEVEL_HIGH 3>; /* Queue 5 */ > + clocks = <&pmc PMC_TYPE_PERIPHERAL 24>, <&pmc PMC_TYPE_PERIPHERAL 24>; > + clock-names = "hclk", "pclk"; > + status = "disabled"; > + }; > + > + flx9: flexcom@f8040000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8040000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8040000 0x800>; > + status = "disabled"; > + > + uart9: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <15 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(18))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(19))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c9: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <15 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(18))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(19))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx10: flexcom@f8044000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8044000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8044000 0x800>; > + status = "disabled"; > + > + uart10: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <16 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(20))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(21))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c10: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <16 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(20))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(21))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + xisc: xisc@f8048000 { > + compatible = "microchip,sama7g5-isc"; > + reg = <0xf8048000 0x2000>; > + interrupts = <43 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 43>; > + clock-names = "hclock"; > + #clock-cells = <0>; > + clock-output-names = "isc-mck"; > + status = "disabled"; > + > + port { > + xisc_in: endpoint { > + bus-width = <14>; > + hsync-active = <1>; > + vsync-active = <1>; > + remote-endpoint = <&csi2dc_out>; > + }; > + }; > + }; > + > + sfr: sfr@f8050000 { > + compatible = "microchip,sam9x60-sfr", "syscon"; > + reg = <0xf8050000 0x100>; > + }; > + > + csi2host: csi2host@f8058000 { > + compatible = "snps,dw-csi"; This compatible is not available in any in tree driver. > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0xf8058000 0x7FF>; > + interrupts = ; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 53>, <&pmc PMC_TYPE_GCK 55>; > + clock-names = "perclk", "phyclk"; > + assigned-clocks = <&pmc PMC_TYPE_GCK 55>; > + assigned-clock-rates = <26600000>; > + snps,output-type = <1>; > + phys = <&csi_dphy>; > + status = "disabled"; > + > + port@1 { > + reg = <1>; > + csi2host_in: endpoint { > + }; > + }; > + > + port@2 { > + reg = <2>; > + csi2host_out: endpoint { > + }; > + }; > + }; > + > + csi_dphy: dphy@f8058040 { > + compatible = "snps,dw-dphy-rx"; same for this one. > + #phy-cells = <0>; > + bus-width = <8>; > + snps,dphy-frequency = <900000>; > + snps,phy_type = <0>; > + reg = <0xf8058040 0x20>; > + status = "disabled"; > + }; > + > + csi2dc: csi2dc@f805c000 { > + compatible = "microchip,sama7g5-csi2dc"; > + reg = <0xf805c000 0x500>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 52>, <&xisc>; > + clock-names = "pclk", "scck"; > + assigned-clocks = <&xisc>; > + assigned-clock-rates = <266000000>; > + status = "disabled"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + port@0 { > + reg = <0>; > + csi2dc_in: endpoint { > + }; > + }; > + > + port@1 { > + reg = <1>; > + csi2dc_out: endpoint { > + bus-width = <14>; > + hsync-active = <1>; > + vsync-active = <1>; > + remote-endpoint = <&xisc_in>; > + }; > + }; > + }; > + }; > + > + matrix: matrix@ffffde00 { > + compatible = "microchip,sam9x60-matrix", "atmel,at91sam9x5-matrix", "syscon"; > + reg = <0xffffde00 0x200>; > + }; > + > + pmecc: ecc-engine@ffffe000 { > + compatible = "microchip,sam9x60-pmecc", "atmel,at91sam9g45-pmecc"; > + reg = <0xffffe000 0x300>, > + <0xffffe600 0x100>; > + }; > + > + mpddrc: mpddrc@ffffe800 { > + compatible = "microchip,sam9x60-ddramc", "atmel,sama5d3-ddramc"; > + reg = <0xffffe800 0x200>; > + clocks = <&pmc PMC_TYPE_SYSTEM 2>, <&pmc PMC_TYPE_CORE PMC_MCK>; > + clock-names = "ddrck", "mpddr"; > + }; > + > + smc: smc@ffffea00 { > + compatible = "microchip,sam9x60-smc", "atmel,at91sam9260-smc", "syscon"; > + reg = <0xffffea00 0x100>; > + }; > + > + aic: interrupt-controller@fffff100 { > + compatible = "microchip,sam9x7-aic"; > + reg = <0xfffff100 0x100>; > + #interrupt-cells = <3>; > + interrupt-controller; > + atmel,external-irqs = <31>; > + }; > + > + dbgu: serial@fffff200 { > + compatible = "microchip,sam9x60-dbgu", "microchip,sam9x60-usart", "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart"; > + reg = <0xfffff200 0x200>; > + interrupts = <47 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(28))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(29))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 47>; > + clock-names = "usart"; > + status = "disabled"; > + }; > + > + pinctrl: pinctrl@fffff400 { > + #address-cells = <1>; > + #size-cells = <1>; > + compatible = "microchip,sam9x60-pinctrl", "atmel,at91sam9x5-pinctrl", "simple-mfd"; > + ranges = <0xfffff400 0xfffff400 0x800>; > + > + /* mux-mask corresponding to sam9x7 SoC in TFBGA228L package */ > + atmel,mux-mask = < > + /* A B C D */ > + 0xffffffff 0xffffefc0 0xc0ffd000 0x00000000 /* pioA */ > + 0x07ffffff 0x0805fe7f 0x01ff9f80 0x06078000 /* pioB */ > + 0xffffffff 0x07dfffff 0xfa3fffff 0x00000000 /* pioC */ > + 0x00003fff 0x00003fe0 0x0000003f 0x00000000 /* pioD */ > + >; > + > + pioA: gpio@fffff400 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffff400 0x200>; > + interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 2>; > + }; > + > + pioB: gpio@fffff600 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffff600 0x200>; > + interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + #gpio-lines = <26>; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 3>; > + }; > + > + pioC: gpio@fffff800 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffff800 0x200>; > + interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 4>; > + }; > + > + pioD: gpio@fffffa00 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffffa00 0x200>; > + interrupts = <44 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + #gpio-lines = <22>; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 44>; > + }; > + }; > + > + pmc: pmc@fffffc00 { > + compatible = "microchip,sam9x7-pmc", "syscon"; > + reg = <0xfffffc00 0x200>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + #clock-cells = <2>; > + clocks = <&clk32k 1>, <&clk32k 0>, <&main_xtal>; > + clock-names = "td_slck", "md_slck", "main_xtal"; > + }; > + > + reset_controller: rstc@fffffe00 { > + compatible = "microchip,sam9x60-rstc"; > + reg = <0xfffffe00 0x10>; > + clocks = <&clk32k 0>; > + }; > + > + shutdown_controller: shdwc@fffffe10 { > + compatible = "microchip,sam9x60-shdwc"; > + reg = <0xfffffe10 0x10>; > + clocks = <&clk32k 0>; > + #address-cells = <1>; > + #size-cells = <0>; > + atmel,wakeup-rtc-timer; > + atmel,wakeup-rtt-timer; > + status = "disabled"; > + }; > + > + rtt: rtc@fffffe20 { > + compatible = "microchip,sam9x60-rtt", "atmel,at91sam9260-rtt"; > + reg = <0xfffffe20 0x20>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&clk32k 0>; > + }; > + > + clk32k: sckc@fffffe50 { > + compatible = "microchip,sam9x60-sckc"; > + reg = <0xfffffe50 0x4>; > + clocks = <&slow_xtal>; > + #clock-cells = <1>; > + }; > + > + gpbr: syscon@fffffe60 { > + compatible = "microchip,sam9x60-gpbr", "atmel,at91sam9260-gpbr", "syscon"; > + reg = <0xfffffe60 0x10>; > + }; > + > + rtc: rtc@fffffea8 { > + compatible = "microchip,sam9x60-rtc"; > + reg = <0xfffffea8 0x100>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&clk32k 0>; > + }; > + > + watchdog: watchdog@ffffff80 { > + compatible = "microchip,sam9x60-wdt"; > + reg = <0xffffff80 0x24>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&clk32k 0>; > + status = "disabled"; > + }; > + }; > +}; _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel