* [PATCH] ARM: dts: socfpga: Fix SDRAM node address for Arria10
@ 2018-09-25 15:21 thor.thayer at linux.intel.com
2018-10-26 20:14 ` Thor Thayer
0 siblings, 1 reply; 3+ messages in thread
From: thor.thayer at linux.intel.com @ 2018-09-25 15:21 UTC (permalink / raw)
To: linux-arm-kernel
From: Thor Thayer <thor.thayer@linux.intel.com>
The address in the SDRAM node was incorrect. Fix this to agree with the
correct address and to match the reg definition block.
Cc: stable at vger.kernel.org
Fixes: 54b4a8f57848b("arm: socfpga: dts: Add Arria10 SDRAM EDAC DTS support")
Signed-off-by: Thor Thayer <thor.thayer@linux.intel.com>
---
arch/arm/boot/dts/socfpga_arria10.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
index 791ca15c799e..bd1985694bca 100644
--- a/arch/arm/boot/dts/socfpga_arria10.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
@@ -601,7 +601,7 @@
status = "disabled";
};
- sdr: sdr at ffc25000 {
+ sdr: sdr at ffcfb100 {
compatible = "altr,sdr-ctl", "syscon";
reg = <0xffcfb100 0x80>;
};
--
2.7.4
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH] ARM: dts: socfpga: Fix SDRAM node address for Arria10
2018-09-25 15:21 [PATCH] ARM: dts: socfpga: Fix SDRAM node address for Arria10 thor.thayer at linux.intel.com
@ 2018-10-26 20:14 ` Thor Thayer
2018-10-26 20:52 ` Dinh Nguyen
0 siblings, 1 reply; 3+ messages in thread
From: Thor Thayer @ 2018-10-26 20:14 UTC (permalink / raw)
To: linux-arm-kernel
Gentle ping.
On 9/25/18 10:21 AM, thor.thayer at linux.intel.com wrote:
> From: Thor Thayer <thor.thayer@linux.intel.com>
>
> The address in the SDRAM node was incorrect. Fix this to agree with the
> correct address and to match the reg definition block.
>
> Cc: stable at vger.kernel.org
> Fixes: 54b4a8f57848b("arm: socfpga: dts: Add Arria10 SDRAM EDAC DTS support")
> Signed-off-by: Thor Thayer <thor.thayer@linux.intel.com>
> ---
> arch/arm/boot/dts/socfpga_arria10.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
> index 791ca15c799e..bd1985694bca 100644
> --- a/arch/arm/boot/dts/socfpga_arria10.dtsi
> +++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
> @@ -601,7 +601,7 @@
> status = "disabled";
> };
>
> - sdr: sdr at ffc25000 {
> + sdr: sdr at ffcfb100 {
> compatible = "altr,sdr-ctl", "syscon";
> reg = <0xffcfb100 0x80>;
> };
>
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH] ARM: dts: socfpga: Fix SDRAM node address for Arria10
2018-10-26 20:14 ` Thor Thayer
@ 2018-10-26 20:52 ` Dinh Nguyen
0 siblings, 0 replies; 3+ messages in thread
From: Dinh Nguyen @ 2018-10-26 20:52 UTC (permalink / raw)
To: linux-arm-kernel
On 10/26/2018 03:14 PM, Thor Thayer wrote:
> Gentle ping.
>
> On 9/25/18 10:21 AM, thor.thayer at linux.intel.com wrote:
>> From: Thor Thayer <thor.thayer@linux.intel.com>
>>
>> The address in the SDRAM node was incorrect. Fix this to agree with the
>> correct address and to match the reg definition block.
>>
>> Cc: stable at vger.kernel.org
>> Fixes: 54b4a8f57848b("arm: socfpga: dts: Add Arria10 SDRAM EDAC DTS
>> support")
>> Signed-off-by: Thor Thayer <thor.thayer@linux.intel.com>
>> ---
>> ? arch/arm/boot/dts/socfpga_arria10.dtsi | 2 +-
>> ? 1 file changed, 1 insertion(+), 1 deletion(-)
This is already in arm-soc/next/dt and should land in v4.20-rc1.
Dinh
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2018-10-26 20:52 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-09-25 15:21 [PATCH] ARM: dts: socfpga: Fix SDRAM node address for Arria10 thor.thayer at linux.intel.com
2018-10-26 20:14 ` Thor Thayer
2018-10-26 20:52 ` Dinh Nguyen
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).