From: arnd@arndb.de (Arnd Bergmann)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH/RFC 4/4] soc: renesas: Identify SoC and register with the SoC bus
Date: Fri, 21 Oct 2016 23:16:19 +0200 [thread overview]
Message-ID: <12094567.68HcWl4d5O@wuerfel> (raw)
In-Reply-To: <CAMuHMdVv+K=NVpmn-H72m159sDXnsAydMT-FQHq1is67_Nw3mQ@mail.gmail.com>
On Friday, October 21, 2016 8:16:00 PM CEST Geert Uytterhoeven wrote:
> On Wed, Oct 19, 2016 at 12:59 PM, Arnd Bergmann <arnd@arndb.de> wrote:
> > On Wednesday, October 19, 2016 10:02:57 AM CEST Geert Uytterhoeven wrote:
> >> On Mon, Oct 10, 2016 at 4:23 PM, Arnd Bergmann <arnd@arndb.de> wrote:
> > I'd prefer seeing a separate soc driver for that one.
> >> Some SoCs have only CCCR, others have only PRR, some have both.
> >> On some SoCs one of them can be accessed from the RealTime CPU
> >> core (SH) only.
> >> On some SoCs the register is not documented, but present.
> >> If the PRR exists, it's a better choice, as it contains additional information
> >> in the high order bits (representing the presence of each big (CA15/CA57),
> >> little (CA7/CA53), and RT (CR7) CPU core). Currently we don't use that
> >> information, though.
> >>
> >> Grouping them in some other way means we would loose the family name,
> >> which is exposed through soc_dev_attr->family.
> >> The usefulness of family names is debatable though, as this is more an
> >> issue of marketing business.
> >
> > How about having a table to look up the family name by the value
> > of the PRR or CCCR then?
>
> Unfortunately there exist SoCs from different families using the same
> product ID.
>
> And different SoCs from the same family may have a revision register
> or not (e.g. R-Car H1 has, M1A hasn't).
Is this something we expect to see more of in the future, or can
we expect future chips to handle this more consistently?
> > How about this:
> >
> > The driver could report the hardcoded strings for the SoCs it already
> > knows about (you have the table anyway) and not report the revision
> > unless there is a regmap containing the CCCR or the PRR, in which
> > case you use that. Future SoCs will provide the PRR (I assume
> > CCCR is only used on the older ones) through a syscon regmap
> > that we can use to find out the exact revision as well.
> >
> > The existing DT files can gain the syscon device so you can report
> > the revision on those machines as well, unless you use an old DTB.
>
> Hmm... That means that if we have to add a driver quirk to distinguish
> between different revisions of the same SoC, we have to update the
> DTB anyway, to add the CCCR/PRR device node.
> We might as well just change the compatible value in that DTB for the
> device that needs the quirk. Which is what we'd like to avoid in the
> first place.
Do you have a specific example in mind? If this is only a theoretical
problem, we can worry about it when we get there, and then decide
if we add a hardcoded register after all.
> > Why not just drop all the #ifdef here? There should be very little
> > overhead in size, especially if all the data is __initconst.
>
> It still saves ca. 3 KiB for a kernel for a single SoC.
Fair enough, that is more than I was expecting from looking at the
source. It's probably the of_device_id structures for the most part.
Please just add the __maybe_unused then, to save us a patch in case
we make -Wunused-const the default in the future.
Arnd
next prev parent reply other threads:[~2016-10-21 21:16 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <1475572167-29581-1-git-send-email-geert+renesas@glider.be>
[not found] ` <1475572167-29581-2-git-send-email-geert+renesas@glider.be>
2016-10-10 14:15 ` [PATCH 1/4] base: soc: Early register bus when needed Arnd Bergmann
[not found] ` <1475572167-29581-5-git-send-email-geert+renesas@glider.be>
2016-10-05 12:17 ` [PATCH/RFC 4/4] soc: renesas: Identify SoC and register with the SoC bus Dirk Behme
2016-10-10 14:23 ` Arnd Bergmann
2016-10-19 8:02 ` Geert Uytterhoeven
2016-10-19 10:59 ` Arnd Bergmann
2016-10-21 18:16 ` Geert Uytterhoeven
2016-10-21 21:16 ` Arnd Bergmann [this message]
2016-10-22 7:44 ` Geert Uytterhoeven
2016-10-29 21:27 ` Arnd Bergmann
2016-10-31 10:30 ` Geert Uytterhoeven
2016-10-10 14:28 ` [PATCH 0/4] " Arnd Bergmann
2016-10-19 8:10 ` Geert Uytterhoeven
2016-10-19 10:32 ` Arnd Bergmann
[not found] ` <1475572167-29581-3-git-send-email-geert+renesas@glider.be>
2016-10-19 8:26 ` [PATCH 2/4] base: soc: Introduce soc_device_match() interface Greg Kroah-Hartman
[not found] ` <1475572167-29581-4-git-send-email-geert+renesas@glider.be>
2016-10-10 14:13 ` [PATCH 3/4] base: soc: Check for NULL SoC device attributes Arnd Bergmann
2016-10-19 8:26 ` Greg Kroah-Hartman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=12094567.68HcWl4d5O@wuerfel \
--to=arnd@arndb.de \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).