* [PATCH 1/4] ARM: l2x0: Fix coding-style in the cache-l2x0.h
@ 2010-07-31 17:44 Santosh Shilimkar
2010-09-06 9:46 ` Catalin Marinas
0 siblings, 1 reply; 2+ messages in thread
From: Santosh Shilimkar @ 2010-07-31 17:44 UTC (permalink / raw)
To: linux-arm-kernel
Replace tab with space after #define to be consisten with other
define in the file. Also move the bit mask below the register offsets.
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Cc: Catalin Marinas <catalin.marinas@arm.com>
---
arch/arm/include/asm/hardware/cache-l2x0.h | 8 +++++---
1 files changed, 5 insertions(+), 3 deletions(-)
diff --git a/arch/arm/include/asm/hardware/cache-l2x0.h b/arch/arm/include/asm/hardware/cache-l2x0.h
index 6bcba48..d833355 100644
--- a/arch/arm/include/asm/hardware/cache-l2x0.h
+++ b/arch/arm/include/asm/hardware/cache-l2x0.h
@@ -21,9 +21,6 @@
#define __ASM_ARM_HARDWARE_L2X0_H
#define L2X0_CACHE_ID 0x000
-#define L2X0_CACHE_ID_PART_MASK (0xf << 6)
-#define L2X0_CACHE_ID_PART_L210 (1 << 6)
-#define L2X0_CACHE_ID_PART_L310 (3 << 6)
#define L2X0_CACHE_TYPE 0x004
#define L2X0_CTRL 0x100
#define L2X0_AUX_CTRL 0x104
@@ -54,6 +51,11 @@
#define L2X0_LINE_TAG 0xF30
#define L2X0_DEBUG_CTRL 0xF40
+/* Registers shifts and masks */
+#define L2X0_CACHE_ID_PART_MASK (0xf << 6)
+#define L2X0_CACHE_ID_PART_L210 (1 << 6)
+#define L2X0_CACHE_ID_PART_L310 (3 << 6)
+
#ifndef __ASSEMBLY__
extern void __init l2x0_init(void __iomem *base, __u32 aux_val, __u32 aux_mask);
#endif
--
1.6.0.4
^ permalink raw reply related [flat|nested] 2+ messages in thread
* [PATCH 1/4] ARM: l2x0: Fix coding-style in the cache-l2x0.h
2010-07-31 17:44 [PATCH 1/4] ARM: l2x0: Fix coding-style in the cache-l2x0.h Santosh Shilimkar
@ 2010-09-06 9:46 ` Catalin Marinas
0 siblings, 0 replies; 2+ messages in thread
From: Catalin Marinas @ 2010-09-06 9:46 UTC (permalink / raw)
To: linux-arm-kernel
On Sat, 2010-07-31 at 23:14 +0530, Santosh Shilimkar wrote:
> Replace tab with space after #define to be consisten with other
> define in the file. Also move the bit mask below the register offsets.
>
> Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
> Cc: Catalin Marinas <catalin.marinas@arm.com>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2010-09-06 9:46 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-07-31 17:44 [PATCH 1/4] ARM: l2x0: Fix coding-style in the cache-l2x0.h Santosh Shilimkar
2010-09-06 9:46 ` Catalin Marinas
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).