From: marc.zyngier@arm.com (Marc Zyngier)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4 06/32] arm64: KVM: fault injection into a guest
Date: Tue, 14 May 2013 15:13:34 +0100 [thread overview]
Message-ID: <1368540840-26750-7-git-send-email-marc.zyngier@arm.com> (raw)
In-Reply-To: <1368540840-26750-1-git-send-email-marc.zyngier@arm.com>
Implement the injection of a fault (undefined, data abort or
prefetch abort) into a 64bit guest.
Reviewed-by: Christopher Covington <cov@codeaurora.org>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
---
arch/arm64/kvm/inject_fault.c | 126 ++++++++++++++++++++++++++++++++++++++++++
1 file changed, 126 insertions(+)
create mode 100644 arch/arm64/kvm/inject_fault.c
diff --git a/arch/arm64/kvm/inject_fault.c b/arch/arm64/kvm/inject_fault.c
new file mode 100644
index 0000000..54f6562
--- /dev/null
+++ b/arch/arm64/kvm/inject_fault.c
@@ -0,0 +1,126 @@
+/*
+ * Fault injection for 64bit guests.
+ *
+ * Copyright (C) 2012,2013 - ARM Ltd
+ * Author: Marc Zyngier <marc.zyngier@arm.com>
+ *
+ * Based on arch/arm/kvm/emulate.c
+ * Copyright (C) 2012 - Virtual Open Systems and Columbia University
+ * Author: Christoffer Dall <c.dall@virtualopensystems.com>
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include <linux/kvm_host.h>
+#include <asm/kvm_emulate.h>
+#include <asm/esr.h>
+
+#define PSTATE_FAULT_BITS_64 (PSR_MODE_EL1h | PSR_A_BIT | PSR_F_BIT | \
+ PSR_I_BIT | PSR_D_BIT)
+#define EL1_EXCEPT_SYNC_OFFSET 0x200
+
+static void inject_abt64(struct kvm_vcpu *vcpu, bool is_iabt, unsigned long addr)
+{
+ unsigned long cpsr = *vcpu_cpsr(vcpu);
+ bool is_aarch32;
+ u32 esr = 0;
+
+ is_aarch32 = vcpu_mode_is_32bit(vcpu);
+
+ *vcpu_spsr(vcpu) = cpsr;
+ *vcpu_elr_el1(vcpu) = *vcpu_pc(vcpu);
+
+ *vcpu_cpsr(vcpu) = PSTATE_FAULT_BITS_64;
+ *vcpu_pc(vcpu) = vcpu_sys_reg(vcpu, VBAR_EL1) + EL1_EXCEPT_SYNC_OFFSET;
+
+ vcpu_sys_reg(vcpu, FAR_EL1) = addr;
+
+ /*
+ * Build an {i,d}abort, depending on the level and the
+ * instruction set. Report an external synchronous abort.
+ */
+ if (kvm_vcpu_trap_il_is32bit(vcpu))
+ esr |= ESR_EL1_IL;
+
+ /*
+ * Here, the guest runs in AArch64 mode when in EL1. If we get
+ * an AArch32 fault, it means we managed to trap an EL0 fault.
+ */
+ if (is_aarch32 || (cpsr & PSR_MODE_MASK) == PSR_MODE_EL0t)
+ esr |= (ESR_EL1_EC_IABT_EL0 << ESR_EL1_EC_SHIFT);
+ else
+ esr |= (ESR_EL1_EC_IABT_EL1 << ESR_EL1_EC_SHIFT);
+
+ if (!is_iabt)
+ esr |= ESR_EL1_EC_DABT_EL0;
+
+ vcpu_sys_reg(vcpu, ESR_EL1) = esr | ESR_EL2_EC_xABT_xFSR_EXTABT;
+}
+
+static void inject_undef64(struct kvm_vcpu *vcpu)
+{
+ unsigned long cpsr = *vcpu_cpsr(vcpu);
+ u32 esr = (ESR_EL1_EC_UNKNOWN << ESR_EL1_EC_SHIFT);
+
+ *vcpu_spsr(vcpu) = cpsr;
+ *vcpu_elr_el1(vcpu) = *vcpu_pc(vcpu);
+
+ *vcpu_cpsr(vcpu) = PSTATE_FAULT_BITS_64;
+ *vcpu_pc(vcpu) = vcpu_sys_reg(vcpu, VBAR_EL1) + EL1_EXCEPT_SYNC_OFFSET;
+
+ /*
+ * Build an unknown exception, depending on the instruction
+ * set.
+ */
+ if (kvm_vcpu_trap_il_is32bit(vcpu))
+ esr |= ESR_EL1_IL;
+
+ vcpu_sys_reg(vcpu, ESR_EL1) = esr;
+}
+
+/**
+ * kvm_inject_dabt - inject a data abort into the guest
+ * @vcpu: The VCPU to receive the undefined exception
+ * @addr: The address to report in the DFAR
+ *
+ * It is assumed that this code is called from the VCPU thread and that the
+ * VCPU therefore is not currently executing guest code.
+ */
+void kvm_inject_dabt(struct kvm_vcpu *vcpu, unsigned long addr)
+{
+ inject_abt64(vcpu, false, addr);
+}
+
+/**
+ * kvm_inject_pabt - inject a prefetch abort into the guest
+ * @vcpu: The VCPU to receive the undefined exception
+ * @addr: The address to report in the DFAR
+ *
+ * It is assumed that this code is called from the VCPU thread and that the
+ * VCPU therefore is not currently executing guest code.
+ */
+void kvm_inject_pabt(struct kvm_vcpu *vcpu, unsigned long addr)
+{
+ inject_abt64(vcpu, true, addr);
+}
+
+/**
+ * kvm_inject_undefined - inject an undefined instruction into the guest
+ *
+ * It is assumed that this code is called from the VCPU thread and that the
+ * VCPU therefore is not currently executing guest code.
+ */
+void kvm_inject_undefined(struct kvm_vcpu *vcpu)
+{
+ inject_undef64(vcpu);
+}
--
1.8.2.3
next prev parent reply other threads:[~2013-05-14 14:13 UTC|newest]
Thread overview: 77+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-05-14 14:13 [PATCH v4 00/32] Port of KVM to arm64 Marc Zyngier
2013-05-14 14:13 ` [PATCH v4 01/32] arm64: KVM: define HYP and Stage-2 translation page flags Marc Zyngier
2013-05-20 14:29 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 02/32] arm64: KVM: HYP mode idmap support Marc Zyngier
2013-05-20 15:31 ` Catalin Marinas
2013-05-20 15:43 ` Marc Zyngier
2013-05-14 14:13 ` [PATCH v4 03/32] arm64: KVM: EL2 register definitions Marc Zyngier
2013-05-20 15:35 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 04/32] arm64: KVM: system register definitions for 64bit guests Marc Zyngier
2013-05-20 15:38 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 05/32] arm64: KVM: Basic ESR_EL2 helpers and vcpu register access Marc Zyngier
2013-05-20 15:41 ` Catalin Marinas
2013-05-20 15:45 ` Marc Zyngier
2013-05-14 14:13 ` Marc Zyngier [this message]
2013-05-20 15:53 ` [PATCH v4 06/32] arm64: KVM: fault injection into a guest Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 07/32] arm64: KVM: architecture specific MMU backend Marc Zyngier
2013-05-20 15:57 ` Catalin Marinas
2013-05-20 16:17 ` Marc Zyngier
2013-05-20 16:25 ` Catalin Marinas
2013-05-20 16:27 ` Marc Zyngier
2013-05-14 14:13 ` [PATCH v4 08/32] arm64: KVM: user space interface Marc Zyngier
2013-05-20 16:01 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 09/32] arm64: KVM: system register handling Marc Zyngier
2013-05-20 16:21 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 10/32] arm64: KVM: CPU specific system registers handling Marc Zyngier
2013-05-20 16:26 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 11/32] arm64: KVM: virtual CPU reset Marc Zyngier
2013-05-20 16:27 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 12/32] arm64: KVM: kvm_arch and kvm_vcpu_arch definitions Marc Zyngier
2013-05-20 16:29 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 13/32] arm64: KVM: MMIO access backend Marc Zyngier
2013-05-21 13:19 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 14/32] arm64: KVM: guest one-reg interface Marc Zyngier
2013-05-21 14:30 ` Catalin Marinas
2013-05-21 14:36 ` Marc Zyngier
2013-05-14 14:13 ` [PATCH v4 15/32] arm64: KVM: hypervisor initialization code Marc Zyngier
2013-05-21 14:40 ` Catalin Marinas
2013-05-21 14:49 ` Marc Zyngier
2013-05-14 14:13 ` [PATCH v4 16/32] arm64: KVM: HYP mode world switch implementation Marc Zyngier
2013-05-21 15:16 ` Catalin Marinas
2013-05-21 16:43 ` Marc Zyngier
2013-05-14 14:13 ` [PATCH v4 17/32] arm64: KVM: Exit handling Marc Zyngier
2013-05-21 15:20 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 18/32] arm64: KVM: Plug the VGIC Marc Zyngier
2013-05-21 15:21 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 19/32] arm64: KVM: Plug the arch timer Marc Zyngier
2013-05-21 15:27 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 20/32] arm64: KVM: PSCI implementation Marc Zyngier
2013-05-21 15:38 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 21/32] arm64: KVM: Build system integration Marc Zyngier
2013-05-21 15:42 ` Catalin Marinas
2013-05-21 16:09 ` Paolo Bonzini
2013-05-21 16:14 ` Marc Zyngier
2013-05-22 8:42 ` Catalin Marinas
2013-05-22 8:45 ` Paolo Bonzini
2013-05-14 14:13 ` [PATCH v4 22/32] arm64: KVM: define 32bit specific registers Marc Zyngier
2013-05-23 10:46 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 23/32] arm64: KVM: 32bit GP register access Marc Zyngier
2013-05-23 10:48 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 24/32] arm64: KVM: 32bit conditional execution emulation Marc Zyngier
2013-05-23 10:53 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 25/32] arm64: KVM: 32bit handling of coprocessor traps Marc Zyngier
2013-05-23 11:00 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 26/32] arm64: KVM: CPU specific 32bit coprocessor access Marc Zyngier
2013-05-23 11:00 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 27/32] arm64: KVM: 32bit specific register world switch Marc Zyngier
2013-05-23 11:02 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 28/32] arm64: KVM: 32bit guest fault injection Marc Zyngier
2013-05-23 11:08 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 29/32] arm64: KVM: enable initialization of a 32bit vcpu Marc Zyngier
2013-05-23 11:08 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 30/32] arm64: KVM: userspace API documentation Marc Zyngier
2013-05-23 11:10 ` Catalin Marinas
2013-05-14 14:13 ` [PATCH v4 31/32] arm64: KVM: MAINTAINERS update Marc Zyngier
2013-05-21 15:44 ` Catalin Marinas
2013-05-14 14:14 ` [PATCH v4 32/32] arm64: KVM: document kernel object mappings in HYP Marc Zyngier
2013-05-23 11:12 ` Catalin Marinas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1368540840-26750-7-git-send-email-marc.zyngier@arm.com \
--to=marc.zyngier@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).