From: cov@codeaurora.org (Christopher Covington)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: Add support for LPAE style CONTEXTIDR
Date: Mon, 24 Jun 2013 09:26:45 -0400 [thread overview]
Message-ID: <1372080405-13365-1-git-send-email-cov@codeaurora.org> (raw)
Using the long-descriptor translation table format changes
the layout of the CONTEXTIDR register.
Signed-off-by: Christopher Covington <cov@codeaurora.org>
---
arch/arm/mm/context.c | 37 +++++++++++++++++++++++++++----------
1 file changed, 27 insertions(+), 10 deletions(-)
diff --git a/arch/arm/mm/context.c b/arch/arm/mm/context.c
index 2ac3737..272c249 100644
--- a/arch/arm/mm/context.c
+++ b/arch/arm/mm/context.c
@@ -37,6 +37,11 @@
*
* In big endian operation, the two 32 bit words are swapped if accesed by
* non 64-bit operations.
+ *
+ * The above layout is also used by ARMv7 when the short-descriptor translation
+ * table format is used, but when the long-descriptor translation table format
+ * (LPAE) is used, all 32 bits are devoted to the process identifier. (The ASID
+ * is in TTBRx.)
*/
#define ASID_FIRST_VERSION (1ULL << ASID_BITS)
#define NUM_USER_ASIDS (ASID_FIRST_VERSION - 1)
@@ -68,6 +73,13 @@ static void cpu_set_reserved_ttbr0(void)
: "r" (ttbl), "r" (ttbh));
isb();
}
+
+static void write_contextidr(pid_t pid)
+{
+ asm volatile(
+ " mcr p15, 0, %0, c13, c0, 1\n"
+ : : "r" (pid));
+}
#else
static void cpu_set_reserved_ttbr0(void)
{
@@ -79,20 +91,12 @@ static void cpu_set_reserved_ttbr0(void)
: "=r" (ttb));
isb();
}
-#endif
-#ifdef CONFIG_PID_IN_CONTEXTIDR
-static int contextidr_notifier(struct notifier_block *unused, unsigned long cmd,
- void *t)
+static void write_contextidr(pid_t pid)
{
u32 contextidr;
- pid_t pid;
- struct thread_info *thread = t;
-
- if (cmd != THREAD_NOTIFY_SWITCH)
- return NOTIFY_DONE;
- pid = task_pid_nr(thread->task) << ASID_BITS;
+ pid <<= ASID_BITS;
asm volatile(
" mrc p15, 0, %0, c13, c0, 1\n"
" and %0, %0, %2\n"
@@ -100,6 +104,19 @@ static int contextidr_notifier(struct notifier_block *unused, unsigned long cmd,
" mcr p15, 0, %0, c13, c0, 1\n"
: "=r" (contextidr), "+r" (pid)
: "I" (~ASID_MASK));
+}
+#endif
+
+#ifdef CONFIG_PID_IN_CONTEXTIDR
+static int contextidr_notifier(struct notifier_block *unused, unsigned long cmd,
+ void *t)
+{
+ struct thread_info *thread = t;
+
+ if (cmd != THREAD_NOTIFY_SWITCH)
+ return NOTIFY_DONE;
+
+ write_contextidr(task_pid_nr(thread->task));
isb();
return NOTIFY_OK;
--
Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by the Linux Foundation.
next reply other threads:[~2013-06-24 13:26 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-06-24 13:26 Christopher Covington [this message]
2013-06-24 14:04 ` [PATCH] ARM: Add support for LPAE style CONTEXTIDR Will Deacon
2013-06-24 14:39 ` Christopher Covington
2013-06-24 14:53 ` Will Deacon
2013-06-24 15:15 ` Christopher Covington
2013-06-26 17:11 ` Will Deacon
2013-06-26 18:02 ` Christopher Covington
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1372080405-13365-1-git-send-email-cov@codeaurora.org \
--to=cov@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).