linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: josephl@nvidia.com (Joseph Lo)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 3/8] clk: tegra114: add LP1 suspend/resume support
Date: Fri, 26 Jul 2013 17:15:05 +0800	[thread overview]
Message-ID: <1374830110-30685-4-git-send-email-josephl@nvidia.com> (raw)
In-Reply-To: <1374830110-30685-1-git-send-email-josephl@nvidia.com>

When the system suspends to LP1, the clock of the CPU would be switched to
CLK_M (12MHz Oscillator) during suspend/resume flow. The clock driver
needs to restore the clock of CPU after LP1 resume.

Cc: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 drivers/clk/tegra/clk-tegra114.c | 32 ++++++++++++++++++++++++++++++++
 1 file changed, 32 insertions(+)

diff --git a/drivers/clk/tegra/clk-tegra114.c b/drivers/clk/tegra/clk-tegra114.c
index f74ed19..b0e745a 100644
--- a/drivers/clk/tegra/clk-tegra114.c
+++ b/drivers/clk/tegra/clk-tegra114.c
@@ -22,6 +22,7 @@
 #include <linux/of_address.h>
 #include <linux/delay.h>
 #include <linux/export.h>
+#include <linux/syscore_ops.h>
 #include <linux/clk/tegra.h>
 
 #include "clk.h"
@@ -2332,6 +2333,33 @@ void tegra114_clock_deassert_dfll_dvco_reset(void)
 }
 EXPORT_SYMBOL(tegra114_clock_deassert_dfll_dvco_reset);
 
+#ifdef CONFIG_PM_SLEEP
+static u32 clk_rst_suspend[2];
+
+static int tegra114_clk_suspend(void)
+{
+	u32 *ctx = clk_rst_suspend;
+
+	*ctx++ = readl_relaxed(clk_base + CCLKG_BURST_POLICY);
+	*ctx++ = readl_relaxed(clk_base + CCLKG_BURST_POLICY + 4);
+
+	return 0;
+}
+
+static void tegra114_clk_resume(void)
+{
+	u32 *ctx = clk_rst_suspend;
+
+	writel_relaxed(*ctx++, clk_base + CCLKG_BURST_POLICY);
+	writel_relaxed(*ctx++, clk_base + CCLKG_BURST_POLICY + 4);
+}
+
+static struct syscore_ops tegra114_clk_syscore_ops = {
+	.suspend = tegra114_clk_suspend,
+	.resume = tegra114_clk_resume,
+};
+#endif
+
 static void __init tegra114_clock_init(struct device_node *np)
 {
 	struct device_node *node;
@@ -2384,5 +2412,9 @@ static void __init tegra114_clock_init(struct device_node *np)
 	tegra_clk_apply_init_table = tegra114_clock_apply_init_table;
 
 	tegra_cpu_car_ops = &tegra114_cpu_car_ops;
+
+#ifdef CONFIG_PM_SLEEP
+	register_syscore_ops(&tegra114_clk_syscore_ops);
+#endif
 }
 CLK_OF_DECLARE(tegra114, "nvidia,tegra114-car", tegra114_clock_init);
-- 
1.8.3.4

  parent reply	other threads:[~2013-07-26  9:15 UTC|newest]

Thread overview: 44+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-07-26  9:15 [PATCH 0/8] ARM: tegra: support LP1 suspend mode Joseph Lo
2013-07-26  9:15 ` [PATCH 1/8] ARM: tegra: add common resume handling code for LP1 resuming Joseph Lo
2013-07-29 22:38   ` Stephen Warren
2013-07-26  9:15 ` [PATCH 2/8] ARM: tegra: config the polarity of the request of sys clock Joseph Lo
2013-07-29 22:47   ` Stephen Warren
2013-08-02  7:48     ` Joseph Lo
2013-08-02 20:24       ` Stephen Warren
2013-08-05  8:42         ` Joseph Lo
2013-07-26  9:15 ` Joseph Lo [this message]
2013-07-29 22:51   ` [PATCH 3/8] clk: tegra114: add LP1 suspend/resume support Stephen Warren
2013-08-02  8:09     ` Joseph Lo
2013-08-02 20:32       ` Stephen Warren
2013-08-05  8:02         ` Joseph Lo
2013-08-05 17:00           ` Stephen Warren
2013-08-05 17:39             ` Stephen Warren
2013-08-06  9:10               ` Joseph Lo
2013-08-06 18:37                 ` Stephen Warren
2013-08-07  9:12                   ` Joseph Lo
2013-08-07 16:46                     ` Stephen Warren
2013-08-08  2:23                       ` Joseph Lo
2013-08-08 19:54                         ` Stephen Warren
2013-08-09  9:23                           ` Joseph Lo
2013-08-06  9:19             ` Joseph Lo
2013-07-26  9:15 ` [PATCH 4/8] ARM: tegra: add common LP1 suspend support Joseph Lo
2013-07-29 23:13   ` Stephen Warren
2013-08-02  9:27     ` Joseph Lo
2013-08-02 20:40       ` Stephen Warren
2013-08-05  8:07         ` Joseph Lo
2013-07-26  9:15 ` [PATCH 5/8] ARM: tegra30: add " Joseph Lo
2013-07-29 23:45   ` Stephen Warren
2013-08-05  6:46     ` Joseph Lo
2013-07-26  9:15 ` [PATCH 6/8] ARM: tegra20: " Joseph Lo
2013-07-26  9:15 ` [PATCH 7/8] ARM: tegra114: " Joseph Lo
2013-07-29 23:53   ` Stephen Warren
2013-08-05  6:51     ` Joseph Lo
2013-07-26  9:15 ` [PATCH 8/8] ARM: dts: tegra: enable LP1 suspend mode Joseph Lo
2013-07-27 16:12 ` [PATCH 0/8] ARM: tegra: support " Marc Dietrich
2013-07-27 16:20   ` Dmitry Osipenko
2013-07-27 18:09     ` Marc Dietrich
2013-07-27 18:26       ` Dmitry Osipenko
2013-07-27 18:29         ` Dmitry Osipenko
2013-07-27 19:03         ` Marc Dietrich
2013-07-27 19:11           ` Dmitry Osipenko
2013-07-30  9:49   ` Joseph Lo

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1374830110-30685-4-git-send-email-josephl@nvidia.com \
    --to=josephl@nvidia.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).