From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 0/8] ARM/arm64 Barrier cleanups and fixes for 3.16
Date: Fri, 2 May 2014 16:24:07 +0100 [thread overview]
Message-ID: <1399044255-20435-1-git-send-email-will.deacon@arm.com> (raw)
Hello,
Here is the current set of barrier cleanups and fixes I plan to queue
for merging in 3.16. Most of the arm64 patches have been posted before,
but there are also a few additions that I wrote recently.
All feedback welcome,
Will
Will Deacon (8):
ARM: cacheflush: use -st dsb option for ensuring completion
ARM: cache: remove redundant dsb instruction from
v7_coherent_user_range
arm64: barriers: make use of barrier options with explicit barriers
arm64: barriers: wire up new barrier options
arm64: barriers: use barrier() instead of smp_mb() when !SMP
arm64: head: fix cache flushing and barriers in set_cpu_boot_mode_flag
arm64: kvm: use inner-shareable barriers for inner-shareable
maintenance
arm64: mm: use inner-shareable barriers for inner-shareable
maintenance
arch/arm/include/asm/cacheflush.h | 2 +-
arch/arm/mm/cache-v7.S | 13 ++++++-------
arch/arm/mm/mmu.c | 2 +-
arch/arm64/include/asm/barrier.h | 20 ++++++++++----------
arch/arm64/include/asm/cacheflush.h | 4 ++--
arch/arm64/include/asm/pgtable.h | 4 ++--
arch/arm64/include/asm/tlbflush.h | 14 +++++++-------
arch/arm64/kernel/head.S | 8 +++-----
arch/arm64/kernel/process.c | 2 +-
arch/arm64/kvm/hyp.S | 12 +++++++++---
arch/arm64/kvm/sys_regs.c | 4 ++--
arch/arm64/mm/cache.S | 6 +++---
arch/arm64/mm/proc.S | 2 +-
arch/arm64/mm/tlb.S | 8 ++++----
14 files changed, 52 insertions(+), 49 deletions(-)
--
1.9.2
next reply other threads:[~2014-05-02 15:24 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-02 15:24 Will Deacon [this message]
2014-05-02 15:24 ` [PATCH 1/8] ARM: cacheflush: use -st dsb option for ensuring completion Will Deacon
2014-05-02 15:24 ` [PATCH 2/8] ARM: cache: remove redundant dsb instruction from v7_coherent_user_range Will Deacon
2014-05-09 16:16 ` Catalin Marinas
2014-05-09 18:25 ` Will Deacon
2014-05-02 15:24 ` [PATCH 3/8] arm64: barriers: make use of barrier options with explicit barriers Will Deacon
2014-05-02 15:24 ` [PATCH 4/8] arm64: barriers: wire up new barrier options Will Deacon
2014-05-02 15:24 ` [PATCH 5/8] arm64: barriers: use barrier() instead of smp_mb() when !SMP Will Deacon
2014-05-02 15:24 ` [PATCH 6/8] arm64: head: fix cache flushing and barriers in set_cpu_boot_mode_flag Will Deacon
2014-05-02 15:24 ` [PATCH 7/8] arm64: kvm: use inner-shareable barriers for inner-shareable maintenance Will Deacon
2014-05-02 15:24 ` [PATCH 8/8] arm64: mm: " Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1399044255-20435-1-git-send-email-will.deacon@arm.com \
--to=will.deacon@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).