From: gabriel.fernandez@st.com (Gabriel FERNANDEZ)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH RESEND 01/12] clk: st: Update ST clock binding documentation
Date: Wed, 4 Jun 2014 16:31:49 +0200 [thread overview]
Message-ID: <1401892320-18211-2-git-send-email-gabriel.fernandez@linaro.org> (raw)
In-Reply-To: <1401892320-18211-1-git-send-email-gabriel.fernandez@linaro.org>
This patch adds new compatibilities to support STiH407 SoC.
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@linaro.org>
---
.../devicetree/bindings/clock/st/st,clkgen-mux.txt | 2 +-
.../devicetree/bindings/clock/st/st,clkgen-pll.txt | 5 ++++-
.../devicetree/bindings/clock/st/st,clkgen.txt | 20 ++++++++++++++++----
.../devicetree/bindings/clock/st/st,quadfs.txt | 3 +++
4 files changed, 24 insertions(+), 6 deletions(-)
diff --git a/Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt b/Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt
index 943e080..2d92fc8 100644
--- a/Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt
+++ b/Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt
@@ -17,7 +17,7 @@ Required properties:
"st,stih416-clkgenf-vcc-sd", "st,clkgen-mux"
"st,stih415-clkgen-a9-mux", "st,clkgen-mux"
"st,stih416-clkgen-a9-mux", "st,clkgen-mux"
-
+ "st,stih407-clkgen-a9-mux", "st,clkgen-mux"
- #clock-cells : from common clock binding; shall be set to 0.
diff --git a/Documentation/devicetree/bindings/clock/st/st,clkgen-pll.txt b/Documentation/devicetree/bindings/clock/st/st,clkgen-pll.txt
index 81eb385..b852925 100644
--- a/Documentation/devicetree/bindings/clock/st/st,clkgen-pll.txt
+++ b/Documentation/devicetree/bindings/clock/st/st,clkgen-pll.txt
@@ -19,11 +19,14 @@ Required properties:
"st,stih415-plls-c32-ddr", "st,clkgen-plls-c32"
"st,stih416-plls-c32-a9", "st,clkgen-plls-c32"
"st,stih416-plls-c32-ddr", "st,clkgen-plls-c32"
+ "st,stih407-plls-c32-a0", "st,clkgen-plls-c32"
+ "st,stih407-plls-c32-a9", "st,clkgen-plls-c32"
+ "st,stih407-plls-c32-c0_0", "st,clkgen-plls-c32"
+ "st,stih407-plls-c32-c0_1", "st,clkgen-plls-c32"
"st,stih415-gpu-pll-c32", "st,clkgengpu-pll-c32"
"st,stih416-gpu-pll-c32", "st,clkgengpu-pll-c32"
-
- #clock-cells : From common clock binding; shall be set to 1.
- clocks : From common clock binding
diff --git a/Documentation/devicetree/bindings/clock/st/st,clkgen.txt b/Documentation/devicetree/bindings/clock/st/st,clkgen.txt
index 49ec5ae..55506c2 100644
--- a/Documentation/devicetree/bindings/clock/st/st,clkgen.txt
+++ b/Documentation/devicetree/bindings/clock/st/st,clkgen.txt
@@ -24,16 +24,28 @@ address is common of all subnode.
quadfs_node {
...
};
+
+ mux_node {
+ ...
+ };
+
+ vcc_node {
+ ...
+ };
...
};
This binding uses the common clock binding[1].
-Each subnode should use the binding discribe in [2]..[4]
+Each subnode should use the binding discribe in [2]..[7]
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
-[2] Documentation/devicetree/bindings/clock/st,quadfs.txt
-[3] Documentation/devicetree/bindings/clock/st,quadfs.txt
-[4] Documentation/devicetree/bindings/clock/st,quadfs.txt
+[2] Documentation/devicetree/bindings/clock/st,clkgen-divmux.txt
+[3] Documentation/devicetree/bindings/clock/st,clkgen-mux.txt
+[4] Documentation/devicetree/bindings/clock/st,clkgen-pll.txt
+[5] Documentation/devicetree/bindings/clock/st,clkgen-prediv.txt
+[6] Documentation/devicetree/bindings/clock/st,vcc.txt
+[7] Documentation/devicetree/bindings/clock/st,quadfs.txt
+
Required properties:
- reg : A Base address and length of the register set.
diff --git a/Documentation/devicetree/bindings/clock/st/st,quadfs.txt b/Documentation/devicetree/bindings/clock/st/st,quadfs.txt
index ec86d62..c0a4045 100644
--- a/Documentation/devicetree/bindings/clock/st/st,quadfs.txt
+++ b/Documentation/devicetree/bindings/clock/st/st,quadfs.txt
@@ -15,6 +15,9 @@ Required properties:
"st,stih416-quadfs432", "st,quadfs"
"st,stih416-quadfs660-E", "st,quadfs"
"st,stih416-quadfs660-F", "st,quadfs"
+ "st,stih407-quadfs660-C", "st,quadfs"
+ "st,stih407-quadfs660-D", "st,quadfs"
+
- #clock-cells : from common clock binding; shall be set to 1.
--
1.9.1
next prev parent reply other threads:[~2014-06-04 14:31 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-06-04 14:31 [PATCH RESEND 00/12] Add Flexgen Clock support Gabriel FERNANDEZ
2014-06-04 14:31 ` Gabriel FERNANDEZ [this message]
2014-06-05 8:48 ` [STLinux Kernel] [PATCH RESEND 01/12] clk: st: Update ST clock binding documentation Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 02/12] clk: st: Adds Flexgen clock binding Gabriel FERNANDEZ
2014-06-05 7:51 ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 03/12] drivers: clk: st: STiH407: Support for Flexgen Clocks Gabriel FERNANDEZ
2014-06-05 8:17 ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 04/12] drivers: clk: st: STiH407: Support for A9 MUX Clocks Gabriel FERNANDEZ
2014-06-05 8:55 ` [STLinux Kernel] " Peter Griffin
2014-06-05 9:00 ` Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 05/12] drivers: clk: st: STiH407: Support for clockgenA0 Gabriel FERNANDEZ
2014-06-05 11:57 ` [STLinux Kernel] " Peter Griffin
2014-06-27 11:47 ` Gabriel Fernandez
2014-06-04 14:31 ` [PATCH RESEND 06/12] drivers: clk: st: Add polarity bit indication Gabriel FERNANDEZ
2014-06-05 7:45 ` [STLinux Kernel] " Peter Griffin
2014-06-05 7:51 ` Gabriel Fernandez
2014-06-04 14:31 ` [PATCH RESEND 07/12] drivers: clk: st: Add quadfs reset handling Gabriel FERNANDEZ
2014-06-05 11:16 ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 08/12] drivers: clk: st: STiH407: Support for clockgenC0 Gabriel FERNANDEZ
2014-06-05 11:32 ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 09/12] drivers: clk: st: STiH407: Support for clockgenD0/D2/D3 Gabriel FERNANDEZ
2014-06-05 8:58 ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 10/12] drivers: clk: st: STiH407: Support for clockgenA9 Gabriel FERNANDEZ
2014-06-05 9:01 ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 11/12] drivers: clk: st: Update frequency tables for fs660c32 and fs432c65 Gabriel FERNANDEZ
2014-06-05 11:13 ` [STLinux Kernel] " Peter Griffin
2014-06-27 11:50 ` Gabriel Fernandez
2014-06-04 14:32 ` [PATCH RESEND 12/12] drivers: clk: st: Use round to closest divider flag Gabriel FERNANDEZ
2014-06-05 11:57 ` [STLinux Kernel] " Peter Griffin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1401892320-18211-2-git-send-email-gabriel.fernandez@linaro.org \
--to=gabriel.fernandez@st.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).