linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: gabriel.fernandez@st.com (Gabriel FERNANDEZ)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH RESEND 06/12] drivers: clk: st: Add polarity bit indication
Date: Wed,  4 Jun 2014 16:31:54 +0200	[thread overview]
Message-ID: <1401892320-18211-7-git-send-email-gabriel.fernandez@linaro.org> (raw)
In-Reply-To: <1401892320-18211-1-git-send-email-gabriel.fernandez@linaro.org>

This patch introduces polarity indication for pll power up bit
and for standby bit in order to have same code between Orly 2
and CAN.

Signed-off-by: Gabriel Fernandez <gabriel.fernandez@linaro.org>
---
 drivers/clk/st/clkgen-fsyn.c | 12 +++++++-----
 1 file changed, 7 insertions(+), 5 deletions(-)

diff --git a/drivers/clk/st/clkgen-fsyn.c b/drivers/clk/st/clkgen-fsyn.c
index 4f53ee0..5aae17c 100644
--- a/drivers/clk/st/clkgen-fsyn.c
+++ b/drivers/clk/st/clkgen-fsyn.c
@@ -67,6 +67,8 @@ struct clkgen_quadfs_data {
 	bool reset_present;
 	bool bwfilter_present;
 	bool lockstatus_present;
+	bool powerup_polarity;
+	bool standby_polarity;
 	bool nsdiv_present;
 	struct clkgen_field ndiv;
 	struct clkgen_field ref_bw;
@@ -308,7 +310,7 @@ static int quadfs_pll_enable(struct clk_hw *hw)
 	/*
 	 * Power up the PLL
 	 */
-	CLKGEN_WRITE(pll, npda, 1);
+	CLKGEN_WRITE(pll, npda, !pll->data->powerup_polarity);
 
 	if (pll->lock)
 		spin_unlock_irqrestore(pll->lock, flags);
@@ -335,7 +337,7 @@ static void quadfs_pll_disable(struct clk_hw *hw)
 	 * Powerdown the PLL and then put block into soft reset if we have
 	 * reset control.
 	 */
-	CLKGEN_WRITE(pll, npda, 0);
+	CLKGEN_WRITE(pll, npda, pll->data->powerup_polarity);
 
 	if (pll->data->reset_present)
 		CLKGEN_WRITE(pll, nreset, 0);
@@ -611,7 +613,7 @@ static int quadfs_fsynth_enable(struct clk_hw *hw)
 	if (fs->lock)
 		spin_lock_irqsave(fs->lock, flags);
 
-	CLKGEN_WRITE(fs, nsb[fs->chan], 1);
+	CLKGEN_WRITE(fs, nsb[fs->chan], !fs->data->standby_polarity);
 
 	if (fs->lock)
 		spin_unlock_irqrestore(fs->lock, flags);
@@ -631,7 +633,7 @@ static void quadfs_fsynth_disable(struct clk_hw *hw)
 	if (fs->lock)
 		spin_lock_irqsave(fs->lock, flags);
 
-	CLKGEN_WRITE(fs, nsb[fs->chan], 0);
+	CLKGEN_WRITE(fs, nsb[fs->chan], !fs->data->standby_polarity);
 
 	if (fs->lock)
 		spin_unlock_irqrestore(fs->lock, flags);
@@ -645,7 +647,7 @@ static int quadfs_fsynth_is_enabled(struct clk_hw *hw)
 	pr_debug("%s: %s enable bit = 0x%x\n",
 		 __func__, __clk_get_name(hw->clk), nsb);
 
-	return !!nsb;
+	return fs->data->standby_polarity ? !nsb : !!nsb;
 }
 
 #define P15			(uint64_t)(1 << 15)
-- 
1.9.1

  parent reply	other threads:[~2014-06-04 14:31 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-06-04 14:31 [PATCH RESEND 00/12] Add Flexgen Clock support Gabriel FERNANDEZ
2014-06-04 14:31 ` [PATCH RESEND 01/12] clk: st: Update ST clock binding documentation Gabriel FERNANDEZ
2014-06-05  8:48   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 02/12] clk: st: Adds Flexgen clock binding Gabriel FERNANDEZ
2014-06-05  7:51   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 03/12] drivers: clk: st: STiH407: Support for Flexgen Clocks Gabriel FERNANDEZ
2014-06-05  8:17   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 04/12] drivers: clk: st: STiH407: Support for A9 MUX Clocks Gabriel FERNANDEZ
2014-06-05  8:55   ` [STLinux Kernel] " Peter Griffin
2014-06-05  9:00     ` Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 05/12] drivers: clk: st: STiH407: Support for clockgenA0 Gabriel FERNANDEZ
2014-06-05 11:57   ` [STLinux Kernel] " Peter Griffin
2014-06-27 11:47     ` Gabriel Fernandez
2014-06-04 14:31 ` Gabriel FERNANDEZ [this message]
2014-06-05  7:45   ` [STLinux Kernel] [PATCH RESEND 06/12] drivers: clk: st: Add polarity bit indication Peter Griffin
2014-06-05  7:51     ` Gabriel Fernandez
2014-06-04 14:31 ` [PATCH RESEND 07/12] drivers: clk: st: Add quadfs reset handling Gabriel FERNANDEZ
2014-06-05 11:16   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 08/12] drivers: clk: st: STiH407: Support for clockgenC0 Gabriel FERNANDEZ
2014-06-05 11:32   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 09/12] drivers: clk: st: STiH407: Support for clockgenD0/D2/D3 Gabriel FERNANDEZ
2014-06-05  8:58   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 10/12] drivers: clk: st: STiH407: Support for clockgenA9 Gabriel FERNANDEZ
2014-06-05  9:01   ` [STLinux Kernel] " Peter Griffin
2014-06-04 14:31 ` [PATCH RESEND 11/12] drivers: clk: st: Update frequency tables for fs660c32 and fs432c65 Gabriel FERNANDEZ
2014-06-05 11:13   ` [STLinux Kernel] " Peter Griffin
2014-06-27 11:50     ` Gabriel Fernandez
2014-06-04 14:32 ` [PATCH RESEND 12/12] drivers: clk: st: Use round to closest divider flag Gabriel FERNANDEZ
2014-06-05 11:57   ` [STLinux Kernel] " Peter Griffin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1401892320-18211-7-git-send-email-gabriel.fernandez@linaro.org \
    --to=gabriel.fernandez@st.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).