From: l.stach@pengutronix.de (Lucas Stach)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: dts: imx6qdl-sabresd: add always on pcie regulator
Date: Tue, 22 Jul 2014 09:51:08 +0200 [thread overview]
Message-ID: <1406015468.4667.9.camel@weser.hi.pengutronix.de> (raw)
In-Reply-To: <20140722025708.GU8537@dragon>
Hi Shawn,
Am Dienstag, den 22.07.2014, 10:57 +0800 schrieb Shawn Guo:
> On Fri, Jul 18, 2014 at 08:14:30PM +0200, Lucas Stach wrote:
> > Everything in the PCI specification assumes devices to be
> > enumerable on startup. This is only possible if they have
> > power available.
> >
> > A future improvement may allow this regulator to be switched
> > off for D3hot and D3cold power states, but there is a lot
> > of work to do the pcie host controller side for this to work.
> > To keep things simple always enable the regulator for now.
> >
> > Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
>
> Just curious if this fixes any known PCIe issue?
Yes this allows PCIe devices to work on my SabreSD board. I don't know
if it's required for all revisions, the schematics certainly show a
mounting option where the load switch isn't populated but bridged by 0R
resistor.
>
> > ---
> > arch/arm/boot/dts/imx6qdl-sabresd.dtsi | 12 ++++++++++++
> > 1 file changed, 12 insertions(+)
> >
> > diff --git a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
> > index ec43dde78525..bbbd501098e6 100644
> > --- a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
> > +++ b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
> > @@ -54,6 +54,17 @@
> > gpio = <&gpio4 10 0>;
> > enable-active-high;
> > };
> > +
> > + reg_pcie: regulator at 3 {
> > + compatible = "regulator-fixed";
> > + reg = <3>;
> > + regulator-name = "pcie-supply";
>
> I would start asking to name the regulator in the same way that board
> document like schematics names it. In this case, it should be
> "MPCIE_3V3".
>
> > + regulator-min-microvolt = <3300000>;
> > + regulator-max-microvolt = <3300000>;
> > + gpio = <&gpio3 19 0>;
> > + regulator-always-on;
> > + enable-active-high;
> > + };
> > };
> >
> > gpio-keys {
> > @@ -323,6 +334,7 @@
> > MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
> > MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x80000000
> > MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
> > + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
>
> No more GPIO setup in hog group, and no more 0x80000000 on pad config.
> Please have a dedicate pinctrl entry for it with a proper config value,
> and refer to the entry in that reg_pcie node.
>
Ok, will fix.
--
Pengutronix e.K. | Lucas Stach |
Industrial Linux Solutions | http://www.pengutronix.de/ |
next prev parent reply other threads:[~2014-07-22 7:51 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-07-18 18:14 [PATCH] ARM: dts: imx6qdl-sabresd: add always on pcie regulator Lucas Stach
2014-07-22 2:57 ` Shawn Guo
2014-07-22 7:51 ` Lucas Stach [this message]
-- strict thread matches above, loose matches on Subject: below --
2014-07-23 17:29 Lucas Stach
2014-07-29 7:36 ` Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1406015468.4667.9.camel@weser.hi.pengutronix.de \
--to=l.stach@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).